INTEGRATED CIRCUITS



Product specification Supercedes data of 1998 Jul 29 IC24 Data Handbook 2000 Jun 21



74LVC646A

FEATURES

- Wide supply voltage range of 1.2 V to 3.6 V
- Flow-through pin-out architecture
- In accordance with JEDEC standard no. 8-1A
- CMOS low power consumption
- Direct interface with TTL levels
- 5 Volt tolerant inputs/outputs, for interfacing with 5 Volt logic

DESCRIPTION

The 74LVC646A is a high performance, low-power, low-voltage Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

Inputs can be driven from either 3.3 V or 5.0 V devices. In 3-State operation, outputs can handle 5 V. This feature allows the use of these devices as translators in a mixed 3.3V/5V environment.

The 74LVC646A consist of non-inverting bus transceiver circuits with 3-State outputs, D-type flip-flops and control circuitry arranged

QUICK REFERENCE DATA

GND = 0V: $T_{amb} = 25^{\circ}C$: $t_r = t_f \le 2.5$ ns

for multiplexed transmission of data directly from the internal registers. Data on the 'A' or 'B' bus will be clocked in the internal registers, as the appropriate clock (CPAB or CPBA) goes to a HIGH logic level. Output enable (OE) and direction (DIR) inputs are provided to control the transceiver function. In the transceiver mode, data present at the high-impedance port may be stored in either the 'A' or 'B' register, or in both. The select source inputs (SAB and SBA) can multiplex stored and real-time (transparent mode) data.

The direction (DIR) input determines which bus will receive data when \overline{OE} is active (LOW). In the isolation mode (OE = HIGH), 'A' data may be stored in the 'B' register and/or 'B' data may be stored in the 'A' register.

When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, 'A' or 'B' may be driven at a time.

The '646A' is functionally identical to the '648A' but has non-inverting data paths.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	Propagation delay An to Yn	C _L = 50 pF V _{CC} = 3.3 V	3.9	ns
f _{max}	Maximum clock frequency		250	MHz
CI	Input capacitance		5.0	pF
C _{I/O}	Input/output capacitance		10	pF
C _{PD}	Power dissipation capacitance per gate	Notes 1, 2	26	pF

NOTES:

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μ W) P_D = C_{PD} × V_{CC}² x f_i + Σ (C_L × V_{CC}² × f_o) where: f_i = input frequency in MHz; C_L = output load capacitance in pF; f_o = output frequency in MHz; V_{CC} = supply voltage in V; Σ (C_L × V_L² × f_o) = num of the output

 $\Sigma (C_L \times V_{CC}^2 \times f_o) = \text{sum of the outputs.}$ 2. The condition is V_I = GND to V_{CC}.

ORDERING AND PACKAGE INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
24-Pin Plastic SO	–40°C to +85°C	74LVC646A D	74LVC646A D	SOT137-1
24-Pin Plastic SSOP Type II	–40°C to +85°C	74LVC646A DB	74LVC646A DB	SOT340-1
24-Pin Plastic TSSOP Type I	–40°C to +85°C	74LVC646A PW	7LVC646APW DH	SOT355-1

74LVC646A

PIN CONFIGURATION



PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1	CP _{AB}	'A' to 'B' clock input (LOW-to-HIGH, edge-triggered)
2	S _{AB}	Select 'A' to 'B' source input
3	DIR	Direction control input
4, 5, 6, 7, 8, 9, 10, 11	A_0 to A_7	'A' data inputs/outputs
12	GND	Ground (0V)
20, 19, 18, 17, 16, 15, 14, 13	B ₀ to B ₇	'B' data inputs/outputs
21	OE	Output enable input (active LOW)
22	S _{BA}	Select 'B' to 'A' source input
23	CP _{BA}	'B' to 'A' clock input (LOW-to-HIGH, edge-triggered)
24	V _{CC}	Positive supply voltage

FUNCTION TABLE

INPUTS						DATA	x I/O *	FUNCTION
ŌE	DIR	CP _{AB}	CPBA	S _{AB}	S _{BA}	A ₀ to A ₇	B ₀ to B ₇	
X X	X X	↑ X	X ↑	X X	X X	input un *	un * input	store A, B unspecified * store B, A unspecified *
Ξ	X X	↑ H or L	↑ H or L	X X	X X	input	input	store A and B data, isolation hold storage
L	L	X X	X H or L	X X	L H	output	input	real-time B data to A bus stored B data to A bus
L	H H	X H or L	X X	L H	X X	input	output	real-time A data to B bus stored A data to B bus

The data output functions may be enabled or disabled by various signals at the OE and DIR inputs. Data input functions are always enabled, i.e., data at the bus inputs will be stored on every LOW-to-HIGH transition on the clock

inputs. un

= unspecified Н

= HIGH voltage level = LOW voltage level

L X ↑ = Don't care

= LOW-to-HIGH level transition

74LVC646A





LOGIC SYMBOL (IEEE/IEC)



FUNCTIONAL DIAGRAM



LOGIC DIAGRAM



RECOMMENDED OPERATING CONDITIONS

SYMBOL	DADAMETED	CONDITIONS	LIM	LINIT		
STMBOL		CONDITIONS	MIN	MAX	U.I.I	
Vee	DC supply voltage (for max. speed performance)		2.7	3.6	V	
VCC	DC supply voltage (for low-voltage applications)		1.2	3.6	v	
VI	DC input voltage range		0	5.5	V	
Va	DC output voltage range; output HIGH or LOW state		0	V _{CC}	V	
V0	DC output voltage range; output 3-State		0	5.5	v	
T _{amb}	Operating free-air temperature range		-40	+85	°C	
t _r , t _f	Input rise and fall times	$V_{CC} = 1.2 \text{ to } 2.7 \text{ V}$ $V_{CC} = 2.7 \text{ to } 3.6 \text{ V}$	0 0	20 10	ns/V	

ABSOLUTE MAXIMUM RATINGS¹

In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +6.5	V
I _{IK}	DC input diode current	V ₁ <0	-50	mA
VI	DC input voltage	Note 2	-0.5 to +6.5	V
I _{OK}	DC output diode current	$V_{O} > V_{CC} \text{ or } V_{O} < 0$	±50	mA
N/-	DC output voltage; output HIGH or LOW	Note 2	–0.5 to V _{CC} +0.5	V
vo	DC output voltage; output 3-State	Note 2	-0.5 to 6.5	v
۱ _۵	DC output diode current	$V_{O} = 0$ to V_{CC}	±50	mA
I _{GND} , I _{CC}	DC V _{CC} or GND current		± 100	mA
T _{stg}	Storage temperature range		-65 to +150	°C
Ртот	Power dissipation per package – plastic mini-pack (SO) – plastic shrink mini-pack (SSOP and TSSOP)	above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	500 500	mW

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

74LVC646A

DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions voltages are referenced to GND (ground = 0 V)

				L	IMITS		
SYMBOL	PARAMETER	TEST CONDITIONS		Temp = -	40°C to +85°C		UNIT
				MIN	TYP ¹	МАХ	
N		V _{CC} = 1.2 V		V _{CC}			V
VIH		V _{CC} = 2.7 to 3.6 V		2.0			
V		V _{CC} = 1.2 V				GND	V
VIL	LOW level input voltage	V _{CC} = 2.7 to 3.6 V				0.8	V
		V_{CC} = 2.7 V; V_{I} = V_{IH} or $V_{IL};$ I_{O}	= –12 mA	$V_{CC} - 0.5$			
Varia	HIGH level output voltage	V_{CC} = 3.0 V; V_{I} = V_{IH} or V_{IL} ; I_{O} = -100 μ A		$V_{CC} - 0.2$	V _{CC}		v
VOH		$V_{CC} = 3.0 \text{ V}; \text{ V}_{I} = \text{V}_{IH} \text{ or } \text{V}_{IL;} \text{ I}_{O} = -18 \text{ mA}$		$V_{CC} - 0.6$			
		V_{CC} = 3.0 V; V_{I} = V_{IH} or $V_{IL;} I_{O}$ = -24 mA		$V_{CC} - 0.8$			
		V_{CC} = 2.7 V; V_{I} = V_{IH} or V_{IL} ; I_{O} = 12 mA				0.40	
V _{OL}	LOW level output voltage	$V_{CC} = 3.0 \text{ V}; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu\text{A}$			GND	0.20	V
		$V_{CC} = 3.0 \text{ V}; \text{ V}_{I} = \text{V}_{IH} \text{ or } \text{V}_{IL}; \text{ I}_{O} = 24 \text{ mA}$				0.55	
I	Input leakage current	V_{CC} = 3.6 V; V_{I} = 5.5 V or GND	Not for I/O pins		±0.1	±5	μA
I _{IHZ} /I _{ILZ}	Input current for common I/O pins	V_{CC} = 3.6 V; V_{I} = V_{CC} or GND			±0.1	±15	μΑ
I _{OZ}	3-State output OFF-state current	V_{CC} = 3.6 V; V_{I} = V_{IH} or $V_{IL};$ V_{O} = 5.5 V or GND			0.1	±10	μΑ
I _{OFF}	Power off leakage current	$V_{CC} = 0.0 \text{ V}; \text{ V}_{\text{I}} \text{ or } \text{V}_{\text{O}} = 5.5 \text{ V}$			0.1	±10	μΑ
I _{CC}	Quiescent supply current	$V_{CC} = 3.6 \text{ V}; \text{ V}_{I} = V_{CC} \text{ or GND}; \text{ I}_{O} = 0$			0.1	10	μA
ΔI _{CC}	Additional quiescent supply current per input pin	V_{CC} = 2.7 V to 3.6 V; V_{I} = V_{CC} -	–0.6 V; I _O = 0		5	500	μA

NOTES:

1. All typical values are at V_{CC} = 3.3 V and T_{amb} = 25°C.

74LVC646A

AC CHARACTERISTICS

GND = 0 V; t_r = $t_f\,\leq\,$ 2.5 ns; C_L = 50 pF

		LIMITS							
SYMBOL	SYMBOL PARAMETER		V _{CC}	V_{CC} = 3.3 V \pm 0.3 V			2.7 V	V _{CC} = 1.2 V	UNIT
			MIN	TYP ¹	MAX	MIN	MAX	ТҮР	1
t _{PHL} /t _{PLH}	Propagation delay An, Bn to Bn, An	Figures 1, 6	1.5	3.9	6.8	1.5	7.8	15	ns
t _{PHL} /t _{PLH}	Propagation delay CP_{AB} , CP_{BA} to B_n , A_n	Figures 2, 6	1.5	4.6	7.6	1.5	8.6	19	ns
t _{PHL} /t _{PLH}	Propagation delay S_{AB} , S_{BA} to B_n , A_n	Figures 3, 6	1.5	4.9	8.5	1.5	9.5	19	ns
t _{PZH} /t _{PZL}	3-State output enable time OEn to An, Bn	Figures 4, 6	1.5	4.5	7.8	1.5	8.8	20	ns
t _{PHZ} /t _{PLZ}	3-State output disable time OEn to An, Bn	Figures 4, 6	1.5	3.9	6.1	1.5	7.1	10	ns
t _{PZH} /t _{PZL}	3-State output enable time DIR to An, Bn	Figures 5, 6	1.5	4.6	7.9	1.5	8.9	20	ns
t _{PHZ} /t _{PLZ}	3-State output disable time DIR to An, Bn	Figures 5, 6	1.5	3.5	6.0	1.5	7.0	12	ns
t _W	Clock pulse width HIGH or LOW CP _{AB} or CP _{BA}	Figure 1, 3	3.3	1.9	-	3.3	-	-	ns
t _{su}	Set-up time An, Bn to CP _{AB} , CP _{BA}	Figure 2	1.6	0.35	-	1.6	-	-	ns
t _h	Hold time An, Bn to CP _{AB} , CP _{BA}	Figure 2	1.0	-0.3	-	1.0	-	-	ns
f _{max}	Maximum clock pulse frequency	Figure 2	150	250	-	125	-	-	ns

NOTE: 1. These typical values are at V_{CC} = 3.3 V and T_{amb} = 25°C.

Product specification

74LVC646A

AC WAVEFORMS

 $\begin{array}{l} V_M = 1.5 \ V \ at \ V_{CC} \ \geq \ 2.7 \ V \\ V_M = 0.5 \ V \ ^* \ V_{CC} \ at \ V_{CC} \ < \ 2.7 \ V \\ V_{OL} \ and \ V_{OH} \ are \ the typical \ output \ voltage \ drop \ that \ occur \ with \ the \ output \ load. \\ V_X = \ V_{OL} + \ 0.3 \ V \ at \ V_{CC} \ \geq \ 2.7 \ V \\ V_X = \ V_{OL} + \ 0.1 \ V_{CC} \ at \ V_{CC} \ < \ 2.7 \ V \\ V_Y = \ V_{OH} - \ 0.3 \ V \ at \ V_{CC} \ \geq \ 2.7 \ V \\ V_Y = \ V_{OH} - \ 0.3 \ V \ at \ V_{CC} \ \geq \ 2.7 \ V \\ V_Y = \ V_{OH} - \ 0.1 \ V_{CC} \ at \ V_{CC} \ < \ 2.7 \ V \\ \end{array}$







Figure 2. A_n, B_n to CP_{AB}, CP_{BA} set-up and hold times, clock CP_{AB}, CP_{BA} pulse width, maximum clock pulse frequency and the CP_{AB}, CP_{BA} to output B_n, A_n propagation delays.



Figure 3. Input S_{AB} , S_{BA} to output B_n , A_n propagation delay times.



Figure 4. Input $\overline{\text{OE}}$ to output A_n, B_n 3-State enable and disable times.

74LVC646A

AC WAVEFORMS (Continued)

 $\begin{array}{l} V_M = 1.5 \ V \ at \ V_{CC} \geq 2.7 \ V \\ V_M = 0.5 \ V^* \ V_{CC} \ at \ V_{CC} < 2.7 \ V \\ V_{OL} \ and \ V_{OH} \ are \ the \ typical \ output \ voltage \ drop \ that \ occur \ with \ the \ output \ load. \\ V_X = \ V_{OL} + 0.3 \ V \ at \ V_{CC} \geq 2.7 \ V \\ V_X = \ V_{OL} + 0.3 \ V \ at \ V_{CC} \geq 2.7 \ V \\ V_X = \ V_{OL} + 0.1 \ V_{CC} \ at \ V_{CC} < 2.7 \ V \\ V_Y = \ V_{OH} - 0.3 \ V \ at \ V_{CC} \geq 2.7 \ V \\ V_Y = \ V_{OH} - 0.3 \ V \ at \ V_{CC} \geq 2.7 \ V \\ V_Y = \ V_{OH} - 0.1 \ V_{CC} \ at \ V_{CC} < 2.7 \ V \\ \end{array}$



Figure 5. Input DIR to output A_n , B_n 3-State enable and disable times.

TEST CIRCUIT



Figure 6. Load circuitry for switching times.

APPLICATION INFORMATION





1

(14)

DIR

L

Н

(1)

OE

L

L

(28)

 $\mathsf{CP}_{\mathsf{AB}}$

Х

H or L

(16)

 $\mathsf{CP}_{\mathsf{BA}}$

H or L

Х

SV00780

(15)

 S_BA

Н

Х

(27)

 S_{AB}

Х

Н





Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFERENCES EUROPEAN					
VERSION	IEC	JEDEC	EIAJ		PROJECTION	1550E DATE	
SOT137-1	075E05	MS-013				-97-05-22 99-12-27	

SOT137-1





Product specification

Octal bus transceiver/register (3-State)

74LVC646A

NOTES

74LVC646A

Data sheet status

Data sheet status	Product status	Definition ^[1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 2000 All rights reserved. Printed in U.S.A.

print code

Document order number:

Date of release: 06-00 9397-750 07235

Let's make things better.



