
HM51W4400B Series

1,048,576-word $\times$ 4-bit Dynamic Random Access Memory

HITACHI

Description

The Hitachi HM51W4400B is a CMOS dynamic RAM organized 1,048,576-word $\times$ 4-bit. HM51W4400B has realized higher density, higher performance and various functions by employing 0.8 μ m CMOS process technology and some new CMOS circuit design technologies. The HM51W4400B offers Fast Page Mode as a high speed access mode. Multiplexed address input permits the HM51W4400B to be packaged in standard 300-mil 26-pin plastic SOJ and standard 300-mil 26-pin plastic TSOP II.

Features

- Single 3.3 V (± 0.3 V)
- High speed
 - Access time: 70 ns/80 ns (max)
- Low power dissipation
 - Active mode: 252 mW/216 mW (max)
 - Standby mode: 7.2 mW (max)
0.18 mW (max) (L-version)
- Fast page mode capability
- 1024 refresh cycles : 16 ms
: 128 ms (L-version)
- 4 variations of refresh
 - $\overline{\text{RAS}}$ -only refresh
 - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh
 - Hidden refresh
 - Self refresh (L-version)
- Test function
- Battery backup operation (L-version)


HM51W4400B Series

Ordering Information

Type No.	Access time	Package
HM51W4400BS-7	70 ns	300-mil 26-pin plastic SOJ (CP-26/20D)
HM51W4400BS-8	80 ns	
HM51W4400BLS-7	70 ns	
HM51W4400BLS-8	80 ns	
HM51W4400BTT-7	70 ns	300-mil 26-pin plastic TSOP (TTP-26/20D)
HM51W4400BTT-8	80 ns	
HM51W4400BLTT-7	70 ns	
HM51W4400BLTT-8	80 ns	


Pin Arrangement

HM51W4400BS/BLS Series



(Top view)

HM51W4400BTT/BLTT Series




(Top view)

Pin Description

Pin name	Function
A0 to A9	Address inputs
A0 to A9	Refresh address inputs
I/O1 to I/O4	Data-in/Data-out
$\overline{RAS}$	Row address strobe
$\overline{CAS}$	Column address strobe
$\overline{WE}$	Read/Write enable
$\overline{OE}$	Output enable
V _{CC}	Power (+3.3 V typ)
V _{SS}	Ground

Block Diagram



Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V_{SS}	V_T	−0.5 to +4.6	V
Supply voltage relative to V_{SS}	V_{CC}	−0.5 to +4.6	V
Short circuit output current	I_{out}	50	mA
Power dissipation	P_T	1.0	W
Operating temperature	T_{opr}	0 to +70	°C
Storage temperature	T_{stg}	−55 to +125	°C

Recommended DC Operating Conditions ($T_a = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V_{SS}	0	0	0	V	
	V_{CC}	3.0	3.3	3.6	V	1
Input high voltage	V_{IH}	2.0	—	$V_{CC} + 0.3$	V	1
Input low voltage	V_{IL}	−0.3	—	0.8	V	1

Note: 1. All voltage referred to V_{SS} .

DC Characteristics ($T_a = 0$ to +70°C, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$, $V_{SS} = 0\text{ V}$)

HM51W4400B							
Parameter	Symbol	-7		-8		Unit	Test conditions
		Min	Max	Min	Max		
Operating current ^{*1, 2}	I_{CC1}	—	70	—	60	mA	$\overline{RAS}$, $\overline{CAS}$ cycling, $t_{RC} = \min$
Standby current	I_{CC2}	—	2	—	2	mA	TTL interface $\overline{RAS}$, $\overline{CAS} = V_{IH}$ Dout = High-Z
		—	1	—	1	mA	CMOS interface $\overline{RAS}$, $\overline{CAS} \geq V_{CC} - 0.2\text{ V}$ Dout = High-Z
Standby current ^{*4} (L-version)	I_{CC2}	—	50	—	50	μA	CMOS interface $\overline{RAS}$, $\overline{CAS} = V_{IH}$ WE, OE, Address and Din = V_{IH} or V_{IL} Dout = High-Z

HM51W4400B Series

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 3.3 V ± 0.3 V, V_{SS} = 0 V) (cont)

HM51W4400B						
Parameter	Symbol	-7		-8		Unit Test conditions
		Min	Max	Min	Max	
RAS-only refresh current*2	I _{CC3}	—	70	—	60	mA t _{RC} = min
Standby current*1	I _{CC5}	—	4	—	4	mA $\overline{\text{RAS}} = V_{\text{IH}}, \overline{\text{CAS}} = V_{\text{IL}}$ Dout = enable
CAS-before-RAS refresh current	I _{CC6}	—	70	—	60	mA t _{RC} = min
Fast page mode current*1, 3	I _{CC7}	—	60	—	50	mA t _{PC} = min
Battery backup current*4 (standby with CBR refresh) (L-version)	I _{CC10}	—	100	—	100	μA t _{RC} = 125 μs t _{RAS} ≤ 1 μs, $\overline{\text{WE}} = V_{\text{IH}}$, $\overline{\text{CAS}} = V_{\text{IL}}, \overline{\text{OE}}, \text{Address},$ Din = V _{IH} or V _{IL} , Dout = High-Z
Self-refresh current*4 (L-version)	I _{CC11}	—	100	—	100	μA $\overline{\text{RAS}}, \overline{\text{CAS}} = V_{\text{IL}}, \overline{\text{OE}},$ Address, $\overline{\text{WE}}$ and Din = V _{IH} or V _{IL} , Dout = High-Z
Input leakage current	I _{LI}	−10	10	−10	10	μA 0 V ≤ Vin ≤ 4.6 V
Output leakage current	I _{LO}	−10	10	−10	10	μA 0 V ≤ Vout ≤ 4.6 V Dout = disable
Output high voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	V High Iout = −2 mA
Output low voltage	V _{OL}	0	0.4	0	0.4	V Low Iout = 2 mA

- Notes: 1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.
2. Address can be changed twice or less while $\overline{\text{RAS}} = V_{\text{IL}}$.
3. Address can be changed once or less while $\overline{\text{CAS}} = V_{\text{IH}}$.
4. V_{IH} ≥ V_{CC} − 0.2 V, 0V ≤ V_{IL} ≤ 0.2 V.

Capacitance (Ta = 25°C, V_{CC} = 3.3 V ± 0.3 V)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C _{I1}	—	5	pF	1
Input capacitance (Clocks)	C _{I2}	—	7	pF	1
Output capacitance (Data-in, Data-out)	C _{I/O}	—	7	pF	1, 2

- Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. $\overline{\text{RAS}}$ and $\overline{\text{CAS}} = V_{\text{IH}}$ to disable Dout.

AC Characteristics ($T_a = 0$ to $+70^{\circ}\text{C}$, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$, $V_{SS} = 0\text{ V}$)^{*1, *14, *15, *16}**Test Conditions**

- Input rise and fall time: 5 ns
- Input timing reference levels: 0.8 V, 2.0 V
- Output timing reference levels: 0.8 V, 2.0 V
- Output load: 1 TTL gate + C_L (100 pF) (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

		HM51W4400B					
		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	t _{RC}	130	—	150	—	ns	
$\overline{\text{RAS}}$ precharge time	t _{RP}	50	—	60	—	ns	
$\overline{\text{RAS}}$ pulse width	t _{RAS}	70	10000	80	10000	ns	19
$\overline{\text{CAS}}$ pulse width	t _{CAS}	20	10000	20	10000	ns	20
Row address setup time	t _{ASR}	0	—	0	—	ns	
Row address hold time	t _{RAH}	10	—	10	—	ns	
Column address setup time	t _{ASC}	0	—	0	—	ns	
Column address hold time	t _{CAH}	15	—	15	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t _{RCD}	20	50	20	60	ns	8
$\overline{\text{RAS}}$ to column address delay time	t _{RAD}	15	35	15	40	ns	9
$\overline{\text{RAS}}$ hold time	t _{RSH}	20	—	20	—	ns	
$\overline{\text{CAS}}$ hold time	t _{CSH}	70	—	80	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t _{CRP}	10	—	10	—	ns	
$\overline{\text{OE}}$ to Din delay time	t _{ODD}	20	—	20	—	ns	
$\overline{\text{OE}}$ delay time from Din	t _{DZO}	0	—	0	—	ns	
$\overline{\text{CAS}}$ setup time from Din	t _{DZC}	0	—	0	—	ns	
Transition time (rise and fall)	t _T	3	50	3	50	ns	7
Refresh period	t _{REF}	—	16	—	16	ms	
Refresh period (L-version)	t _{REF}	—	128	—	128	ms	

HM51W4400B Series

Read Cycle

		HM51W4400B					
		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Access time from $\overline{\text{RAS}}$	t_{RAC}	—	70	—	80	ns	2, 3, 17
Access time from $\overline{\text{CAS}}$	t_{CAC}	—	20	—	20	ns	3, 4, 13, 17
Access time from address	t_{AA}	—	35	—	40	ns	3, 5, 13, 17
Access time from $\overline{\text{OE}}$	t_{OAC}	—	20	—	20	ns	3, 17
Read command setup time	t_{RCS}	0	—	0	—	ns	
Read command hold time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	ns	18
Read command hold time to $\overline{\text{RAS}}$	t_{RRH}	0	—	0	—	ns	18
Column address to $\overline{\text{RAS}}$ lead time	t_{RAL}	35	—	40	—	ns	
Output buffer turn-off time	t_{OFF1}	—	20	—	20	ns	6
Output buffer turn-off time to $\overline{\text{OE}}$	t_{OFF2}	—	20	—	20	ns	6
$\overline{\text{CAS}}$ to Din delay time	t_{CDD}	20	—	20	—	ns	
$\overline{\text{OE}}$ pulse width	t_{OEP}	20	—	20	—	ns	

Write Cycle

Parameter	Symbol	HM51W4400B				Unit	Notes
		-7		-8			
		Min	Max	Min	Max		
Write command setup time	t _{WCS}	0	—	0	—	ns	10
Write command hold time	t _{WCH}	15	—	15	—	ns	
Write command pulse width	t _{WP}	10	—	10	—	ns	
Write command to $\overline{\text{RAS}}$ lead time	t _{RWL}	20	—	20	—	ns	
Write command to $\overline{\text{CAS}}$ lead time	t _{CWL}	20	—	20	—	ns	
Data-in setup time	t _{DS}	0	—	0	—	ns	11
Data-in hold time	t _{DH}	15	—	15	—	ns	11

Read-Modify-Write Cycle

		HM51W4400B					
		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read-modify-write cycle time	t _{RWC}	180	—	200	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t _{RWD}	95	—	105	—	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t _{CWD}	45	—	45	—	ns	10
Column address to $\overline{\text{WE}}$ delay time	t _{AWD}	60	—	65	—	ns	10
$\overline{\text{OE}}$ hold time from $\overline{\text{WE}}$	t _{OEH}	20	—	20	—	ns	

Refresh Cycle

		HM51W4400B					
		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
CAS setup time (CBR refresh cycle)	t _{CSR}	10	—	10	—	ns	
CAS hold time (CBR refresh cycle)	t _{CHR}	10	—	10	—	ns	
RAS precharge to CAS hold time	t _{RPC}	10	—	10	—	ns	
CAS precharge time in normal mode	t _{CPN}	10	—	10	—	ns	

Fast Page Mode Cycle

		HM51W4400B					
		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Fast page mode cycle time	t _{PC}	45	—	50	—	ns	
Fast page mode $\overline{\text{CAS}}$ precharge time	t _{CP}	10	—	10	—	ns	
Fast page mode $\overline{\text{RAS}}$ pulse width	t _{RASC}	—	100000	—	100000	ns	12
Access time from $\overline{\text{CAS}}$ precharge	t _{ACP}	—	40	—	45	ns	3, 13, 17
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	t _{RHCP}	40	—	45	—	ns	

HM51W4400B Series

Fast Page Mode Read-Modify-Write Cycle

		HM51W4400B					
		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Fast page mode read-modify-write cycle time	t _{PCM}	95	—	100	—	ns	
Fast page mode read-modify-write cycle CAS precharge to $\overline{WE}$ delay time	t _{CPW}	65	—	70	—	ns	10

Test Mode Cycle

		HM51W4400B					
		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Test mode $\overline{WE}$ setup time	t _{WS}	0	—	0	—	ns	
Test mode $\overline{WE}$ hold time	t _{WH}	10	—	10	—	ns	

Counter Test Cycle

		HM51W4400B					
		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
CAS precharge time in counter test cycle	t _{CPT}	40	—	40	—	ns	

Self Refresh Mode (L-version)


		HM51W4400BL					
		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
$\overline{RAS}$ pulse width (self refresh)	t _{RASS}	100	—	100	—	μs	
$\overline{RAS}$ precharge time (self refresh)	t _{RPS}	130	—	150	—	ns	
$\overline{CAS}$ hold time (self refresh)	t _{CHS}	−50	—	−50	—	ns	

Notes: 1. AC measurements assume $t_T = 5$ ns.


2. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
3. Measured with a load circuit equivalent to 1 TTL loads and 100 pF.
4. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$.
5. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \geq t_{RAD}(\text{max})$.
6. $t_{OFF}(\text{max})$ define the time at which the output achieves the open circuit condition and is not referred to output voltage levels.
7. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
9. Operation with the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RAD}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
10. t_{WCS} , t_{RWD} , t_{CWD} , t_{CPW} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$, $t_{CPW} \geq t_{CPW}(\text{min})$ and $t_{AWD} \geq t_{AWD}(\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
11. These parameters are referred to $\overline{\text{CAS}}$ leading edge in an early write cycle and to $\overline{\text{WE}}$ leading edge in a delayed write or read-modify-write cycle.
12. t_{RASC} defines $\overline{\text{RAS}}$ pulse width in fast page mode cycles.
13. Access time is determined by the longest among t_{AA} , t_{CAC} and t_{ACP} .
14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles ($\overline{\text{RAS}}$ -only refresh cycle or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles is required.
15. In delayed write or read-modify-write cycles, $\overline{\text{OE}}$ must disable output buffer prior to applying data to the device.
16. Test mode operation specified in this data sheet is 2-bit test function controlled by control address bits - - - CA0. This test mode operation can be performed by $\overline{\text{WE}}$ -and- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of two test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. In order to end this test mode operation, perform a $\overline{\text{RAS}}$ -only refresh cycle or a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle.
17. In a test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} , t_{OAC} and t_{ACP} is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
18. Either t_{RCH} or t_{RRH} must be satisfied
19. $t_{RAS}(\text{min}) = t_{RWD}(\text{min}) + t_{RWL}(\text{min}) + t_T$ in read-modify-write cycle.
20. $t_{CAS}(\text{min}) = t_{CWD}(\text{min}) + t_{CWL}(\text{min}) + t_T$ in read-modify-write cycle.
21. XXXX H or L (H: $V_{IH}(\text{min}) \leq V_{in} \leq V_{IH}(\text{max})$, L: $V_{IL}(\text{min}) \leq V_{in} \leq V_{IL}(\text{max})$)
 // Invalid Dout

Timing Waveforms*21

Read Cycle




Early Write Cycle




* $t_{WCS} \geq t_{WCS}(\text{min})$

** $\overline{OE}$: H or L


Delayed Write Cycle




Read-Modify-Write Cycle




RAS-Only Refresh Cycle




CAS-Before-RAS Refresh Cycle




Hidden Refresh Cycle



Fast Page Mode Read Cycle




Fast Page Mode Early Write Cycle




* $\overline{OE}$: H or L


Fast Page Mode Delayed Write Cycle



Fast Page Mode Read-Modify-Write Cycle




Test Mode Cycle




Test Mode Set Cycle


$\overline{\text{WE}}$ -and- $\overline{\text{CAS}}$ -Before $\overline{\text{RAS}}$ -Refresh Cycle




CAS-Before-RAS Refresh Counter Check Cycle (Read)



CAS-Before-RAS Refresh Counter Check Cycle (Write)



Self Refresh Cycle (L-version)



* Address, Din, $\overline{\text{OE}}$: H or L

The low self refresh current is achieved by introducing extremely long internal refresh cycle. Therefore some care needs to be taken on the refresh.

1. Please do not use t_{RASS} timing, $10 \mu\text{s} \leq t_{\text{RASS}} \leq 100 \mu\text{s}$. During this period, the device is in transition state from normal operation mode to self refresh mode. If $t_{\text{RASS}} \geq 100 \mu\text{s}$, then $\overline{\text{RAS}}$ precharge time should use t_{RPS} instead of t_{RP} .
2. If you use $\overline{\text{RAS}}$ only refresh or CBR burst refresh mode in normal read/write cycle, 1024 cycles of distributed CBR refresh with $15.6 \mu\text{s}$ interval should be executed within 16 ms immediately after exiting from and before entering into the self refresh mode.
3. If you use distributed CBR refresh mode with $15.6 \mu\text{s}$ interval in normal read/write cycle, CBR refresh should be executed within $15.6 \mu\text{s}$ immediately after exiting from and before entering into self refresh mode.
4. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self refresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.

HM51W4400B Series

Package Dimensions

HM51W4400BS/BLS Series (CP-26/20D)

Unit: mm

