

FEATURES

- 500 MHz Driver Operation (1 Gb/s)
- Driver Inhibit Function
- 100 ps Edge Matching
- Guaranteed Industry Specifications
 - 20 Ω Output Impedance
 - 5 V/ns Slew Rate
- Variable Output Voltages for ECL, TTL, and CMOS
- High-Speed Differential Inputs for Maximum Flexibility
- Ultrasmall 100-Lead LQFP Package with Built-In Heat Sink

APPLICATIONS

- Automatic Test Equipment
- Semiconductor Test Systems
- Board Test Systems
- Instrumentation and Characterization Equipment

PRODUCT DESCRIPTION


The AD53513 is a quad high-speed pin driver designed for use in digital or mixed-signal test systems. Combining a high-speed monolithic process with a convenient surface-mount package, this product attains superb electrical performance while preserving optimum packaging densities and long-term reliability in a 100-lead, LQFP package with built-in heat sink.

Featuring unity gain programmable output levels of -2.5 V to $+5.5$ V, with output swing capability of less than 200 mV to 8 V, the AD53513 is designed to stimulate ECL, TTL, and CMOS logic families, as well as high-speed memory. The 1.0 Gb/s data rate capacity and matched output impedance allow for real-time stimulation of these digital logic families. To test I/O devices, the pin driver can be switched into a high impedance state (Inhibit Mode), electrically removing the driver from the path. The pin driver leakage current in inhibit is typically 100 nA and output charge transfer entering inhibit is typically less than 20 pC.

The AD53513 transition from HI/LO or to inhibit is controlled through the data and inhibit inputs. The input circuitry uses high-speed differential inputs with a common-mode range of ± 2 V. This allows for direct interface to precision differential ECL timing. The analog logic HI/LO inputs are equally easy to interface. Typically requiring 10 μ A of bias current, the AD53513 can be directly coupled to the output of a digital-to-analog converter.

Each channel of the AD53513 has a Mode Select Pin RLD, which is a single-sided logic input. The logic threshold is set by

FUNCTIONAL BLOCK DIAGRAM



the VBB input which is common to all four channels. The RLD Mode Select controls whether inhibit puts the driver in High-Z or V_{TERM} mode. (Refer to Table I.) All of the digital logic inputs (DATA, DATAB, INH, INHB, RLD, VBB), must share a common set of logic levels. The VBB threshold should be set to the midrange of the logic levels. For example, if ECL levels of -0.8 V to -1.8 V are used, VBB should be set to -1.3 V.

The AD53513 is available in a 100-lead, LQFP package with a built-in heat sink and is specified to operate over the ambient commercial temperature range of -25°C to $+85^{\circ}\text{C}$.

REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

AD53513—SPECIFICATIONS

(All specifications are at $T_J = 85^\circ\text{C} \pm 5^\circ\text{C}$, $+V_S = +9\text{ V} \pm 3\%$, $-V_S = -6\text{ V} \pm 3\%$ unless otherwise noted. All temperature coefficients are measured at $T_J = 75^\circ\text{C} - 95^\circ\text{C}$). (A 39 nF capacitor must be connected between V_{CC} and V_{HDCPL} and between V_{EE} and V_{LDCPL} .)

Parameter	Min	Typ*	Max	Unit	Test Conditions
DIFFERENTIAL INPUT CHARACTERISTICS (Data to DATA, INH to INH), RLD, VBB					
Input Voltage	-2		0	Volts	$V_{BB} = -1.3\text{ V}$
Differential Input Range		ECL			
Bias Current	-1		+1	mA	$V_{IN} = -2\text{ V}$, 0.0 V
VBB Threshold Input		Midrange		V	Set to Midrange of Logic Levels
REFERENCE INPUTS (V_L, V_H, V_T)					
Bias Currents	-50		+50	μA	$V_L, V_H = 2\text{ V}$
OUTPUT CHARACTERISTICS					
Logic High Range	-2.3		+5.5	Volts	DATA = H
Logic Low Range	-2.5		+5.3	Volts	DATA = L
Amplitude ($V_H - V_L$)	0.2		8.0	Volts	
Absolute Accuracy					
V_H Offset	-100		+100	mV	DATA = H, $V_H = 0\text{ V}$, $V_L = -2\text{ V}$, $V_T = +3\text{ V}$
V_H Gain and Linearity Error		$\pm 0.3 \pm 5$		% of $V_H + \text{mV}$	DATA = H, $V_H = -2\text{ V}$ to $+5\text{ V}$, $V_L = -2.5\text{ V}$, $V_T = +3\text{ V}$
V_L Offset	-100		+100	mV	DATA = L, $V_L = 0\text{ V}$, $V_H = +5\text{ V}$, $V_T = +4.5\text{ V}$
V_L Gain and Linearity Error		$\pm 0.3 \pm 5$		% of $V_L + \text{mV}$	DATA = L, $V_L = -2\text{ V}$ to $+5\text{ V}$, $V_H = +5.5\text{ V}$, $V_T = +4.5\text{ V}$
V_T Offset	-100		+100	mV	Term Mode, $V_T = 0\text{ V}$, $V_L = -1\text{ V}$, $V_H = +3\text{ V}$
V_T Gain and Linearity Error		$\pm 0.3 \pm 5$		% of $V_T + \text{mV}$	Term Mode, $V_T = -2.0\text{ V}$ to $+5.0\text{ V}$, $V_L = 0$, $V_H = +3\text{ V}$
Offset TC, V_H , or V_L , or V_{TERM}		± 0.5		mV/ $^\circ\text{C}$	$V_L, V_H = 0\text{ V}$
Output Resistance		20		Ω	DATA = H, $V_H = 3\text{ V}$, $V_L = 0\text{ V}$, $I_{OUT} = 45\text{ mA}$
Output Leakage	-1.0		+1.0	μA	$V_{OUT} = -2\text{ V}$ to $+5\text{ V}$
Dynamic Current Limit		130		mA	$C_{BYP} = 39\text{ nF}$, $V_H = +5\text{ V}$, $V_L = -2\text{ V}$
Static Current Limit		± 85		mA	Output to -2.5 V , $V_H = +5.5\text{ V}$, $V_L = -2.5\text{ V}$, $V_T = 0$; DATA = H and Output to 5.5 V , $V_H = +5.5\text{ V}$, $V_L = -2.5\text{ V}$, $V_T = 0$
PSRR, Drive Mode		35		dB	$V_L = -3\text{ V}$, DATA = L $V_S = V_S \pm 3\%$
DYNAMIC PERFORMANCE, DRIVE (V_H and V_L)					
Propagation Delay Time	0.3		1.1	ns	Measured at 50%, $V_H = 800\text{ mV}$, 50 Ω Load, $V_L = -800\text{ mV}$
Propagation Delay TC		± 0.5		ps/ $^\circ\text{C}$	Measured at 50%, $V_H = 800\text{ mV}$, 50 Ω Load, $V_L = -800\text{ mV}$
Delay Matching, Edge to Edge		100		ps	Measured at 50%, $V_H = 800\text{ mV}$, 50 Ω Load, $V_L = -800\text{ mV}$
Rise and Fall Time					
1 V Swing		300		ps	Measured 20%–80%, $V_L = 0\text{ V}$, $V_H = 1\text{ V}$, $V_T = -2\text{ V}$
2 V Swing		450		ps	Measured 10%–90%, $V_L = 0\text{ V}$, $V_H = 2\text{ V}$, $V_T = -2\text{ V}$
3 V Swing		650		ps	Measured 10%–90%, $V_L = 0\text{ V}$, $V_H = 3\text{ V}$, $V_T = -2\text{ V}$
Rise and Fall Time TC					
1 V Swing		± 1		ps/ $^\circ\text{C}$	Measured 20%–80%, $V_L = 0\text{ V}$, $V_H = 1\text{ V}$, $V_T = -2\text{ V}$
2 V Swing		± 1		ps/ $^\circ\text{C}$	Measured 10%–90%, $V_L = 0\text{ V}$, $V_H = 2\text{ V}$, $V_T = -2\text{ V}$
3 V Swing		± 1		ps/ $^\circ\text{C}$	Measured 10%–90%, $V_L = 0\text{ V}$, $V_H = 3\text{ V}$, $V_T = -2\text{ V}$
Overshoot, Undershoot, and Preshoot		$\pm (6\% + 50\text{ mV})$		% of Step + mV	a. $V_L, V_H = 0\text{ V}$, $+1\text{ V}$, $V_T = -2\text{ V}$, 50 Ω b. $V_L, V_H = 0\text{ V}$, $+3\text{ V}$, $V_T = -2\text{ V}$, 50 Ω c. $V_L, V_H = 0\text{ V}$, $+5\text{ V}$, $V_T = -2\text{ V}$, 50 Ω
Settling Time					
to 15 mV		50		ns	$V_L = 0\text{ V}$, $V_H = +0.5\text{ V}$, $V_T = -2\text{ V}$
to 4 mV		10		μs	$V_L = 0\text{ V}$, $V_H = +0.5\text{ V}$, $V_T = -2\text{ V}$
Delay Change vs. Pulsewidth		10		ps	$V_L = 0\text{ V}$, $V_H = +2\text{ V}$, $V_T = -2\text{ V}$, Pulsewidth/Period = 1.0 ns/4.0 ns, 30 ns/120 ns
Minimum Pulsewidth					
2 V Swing		700		ps	700 ps Input, 10%/90% Output, $V_T = -2\text{ V}$, $V_L = 0\text{ V}$, $V_H = +2\text{ V}$, 50 Ω Terminated
Toggle Rate		3.2		GHz	$V_L = -1.8\text{ V}$, $V_H = -0.8\text{ V}$, $V_T = -2\text{ V}$, $V_{OUT} > 300\text{ mV p-p}$ at 50 Ω Terminated

Parameter	Min	Typ*	Max	Unit	Test Conditions
DYNAMIC PERFORMANCE, INHIBIT					
Delay Time, Active to Inhibit	1.5		2.5	ns	Measured at 50%, $V_H = +2\text{ V}$, $V_L = -2\text{ V}$, $V_T = -2\text{ V}$
Delay Time, Inhibit to Active	0.7		1.7	ns	Measured at 50%, $V_H = +2\text{ V}$, $V_L = -2\text{ V}$, $V_T = -2\text{ V}$
I/O Spike		<200		mV p-p	$V_H = 0\text{ V}$, $V_L = 0\text{ V}$, $V_T = -2\text{ V}$
Output Capacitance		6		pF	Driver Inhibited
DYNAMIC PERFORMANCE, V_{TERM}					
Delay Time, Active to V_{TERM}	0.50		1.30	ns	Measured at 50%, $V_H = +0.8\text{ V}$, $V_L = -0.8\text{ V}$, $V_T = 0\text{ V}$
Delay Time, V_{TERM} to Active	0.45		1.25	ns	50 Ω Terminated
Overshoot, Undershoot, and Preshoot					$V_L = -2\text{ V}$, $V_H = +2\text{ V}$, $V_T = 0\text{ V}$
V_{TERM} to V_L or V_H		$\pm 6\%/ \pm 75$		mV	$V_L = -0.8\text{ V}$, $V_H = +0.8\text{ V}$, $V_T = 0\text{ V}$
POWER SUPPLIES					
Total Supply Range		15		V	$R_{\text{LOAD}} = 4.2\text{ k}\Omega$, $V_{\text{SOURCE}} = 9\text{ V}$
Positive Supply		9		V	
Negative Supply		-6		V	
Positive Supply Current			570	mA	
Negative Supply Current			570	mA	
Total Power Dissipation			8.6	W	
Temperature Sensor Gain Factor		1.0		$\mu\text{A/K}$	

NOTES

Connecting or shorting the decoupling capacitors to ground will result in the destruction of the device.

*Typical parameters are not production tested but guaranteed through characterization.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS¹**Power Supply Voltage**

$+V_S$ to GND	11 V
$-V_S$ to GND	-7 V
$+V_S$ to $-V_S$	18 V

Inputs

DATA, $\overline{\text{DATA}}$, INH, $\overline{\text{INH}}$, RLD, VBB	+5 V, -3 V
DATA to $\overline{\text{DATA}}$, INH to $\overline{\text{INH}}$, RLD, VBB	$\pm 3\text{ V}$
V_H , V_L , V_T to GND	+7 V, -2 V
V_H to V_L ($V_H - V_T$) and ($V_T - V_L$)	$\pm 9\text{ V}$

Outputs

V_{OUT} Short Circuit Duration	Indefinite ²
---	-------------------------

 V_{OUT} Range in Inhibit Mode

V_{HDCPL}	Do Not Connect Except for Capacitor to V_{CC}
V_{LDCPL}	Do Not Connect Except for Capacitor to V_{EE}
THERM	11 V, 0 V

Environmental

Operating Temperature (Junction)	175°C
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10 sec) ³	260°C

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Absolute maximum limits apply individually, not in combination. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²Output short circuit protection is guaranteed as long as proper heat sinking is employed to ensure compliance with the operating temperature limits.

³To ensure lead coplanarity (± 0.002 inches) and solderability, handling with bare hands should be avoided and the device should be stored in environments at 24°C $\pm 5^\circ\text{C}$ (75°F $\pm 10^\circ\text{F}$) with relative humidity not to exceed 65%.

ORDERING GUIDE

Model	Package Description	Shipment Method, Quantity Per Shipping Container	Package Option
AD53513JSQ	100-Lead LQFP-CDQUAD	Tray, 90 Pieces	SQ-100

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD53513 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



The top view of the AD53513 package shows a square package with a central circular area labeled "AD53513 TOP VIEW (Not to Scale)". A "HEAT SLUG" is indicated on the right side of the package. The pin connections are as follows:

- Pin 1:** Labeled "PIN 1 IDENTIFIER".
- Pin 2:** Labeled "OUT1".
- Pin 3:** Labeled "OUT2".
- Pin 4:** Labeled "VHDCPL1".
- Pin 5:** Labeled "PWRGND".
- Pin 6:** Labeled "VHDCPL2".
- Pin 7:** Labeled "HQGND2".
- Pin 8:** Labeled "OUT2".
- Pin 9:** Labeled "HQGND2".
- Pin 10:** Labeled "HQGND2".
- Pin 11:** Labeled "VHDCPL2".
- Pin 12:** Labeled "PWRGND".
- Pin 13:** Labeled "VHDCPL3".
- Pin 14:** Labeled "HQGND3".
- Pin 15:** Labeled "HQGND3".
- Pin 16:** Labeled "OUT3".
- Pin 17:** Labeled "HQGND3".
- Pin 18:** Labeled "VHDCPL3".
- Pin 19:** Labeled "PWRGND".
- Pin 20:** Labeled "VHDCPL4".
- Pin 21:** Labeled "HQGND4".
- Pin 22:** Labeled "OUT4".
- Pin 23:** Labeled "HQGND4".
- Pin 24:** Labeled "HQGND4".
- Pin 25:** Labeled "HQGND4".
- Pin 26:** Labeled "NC".
- Pin 27:** Labeled "VBB".
- Pin 28:** Labeled "VT4".
- Pin 29:** Labeled "VT3".
- Pin 30:** Labeled "VHDCPL4".
- Pin 31:** Labeled "VCC".
- Pin 32:** Labeled "VCC".
- Pin 33:** Labeled "PWRGND".
- Pin 34:** Labeled "VH4".
- Pin 35:** Labeled "PWRGND".
- Pin 36:** Labeled "PWRGND".
- Pin 37:** Labeled "VL4".
- Pin 38:** Labeled "PWRGND".
- Pin 39:** Labeled "VCC".
- Pin 40:** Labeled "VCC".
- Pin 41:** Labeled "PWRGND".
- Pin 42:** Labeled "VH3".
- Pin 43:** Labeled "PWRGND".
- Pin 44:** Labeled "PWRGND".
- Pin 45:** Labeled "VL3".
- Pin 46:** Labeled "PWRGND".
- Pin 47:** Labeled "VEE".
- Pin 48:** Labeled "VEE".
- Pin 49:** Labeled "RLD4".
- Pin 50:** Labeled "RLD3".
- Pin 51:** Labeled "GND".
- Pin 52:** Labeled "DATA4".
- Pin 53:** Labeled "DATAB4".
- Pin 54:** Labeled "INH4".
- Pin 55:** Labeled "INHB4".
- Pin 56:** Labeled "PWRGND".
- Pin 57:** Labeled "INHB3".
- Pin 58:** Labeled "INH3".
- Pin 59:** Labeled "VEE".
- Pin 60:** Labeled "VEE".
- Pin 61:** Labeled "DATAB3".
- Pin 62:** Labeled "DATA3".
- Pin 63:** Labeled "PWRGND".
- Pin 64:** Labeled "DATA2".
- Pin 65:** Labeled "DATAB2".
- Pin 66:** Labeled "VEE".
- Pin 67:** Labeled "VEE".
- Pin 68:** Labeled "INH2".
- Pin 69:** Labeled "INHB2".
- Pin 70:** Labeled "PWRGND".
- Pin 71:** Labeled "INB1".
- Pin 72:** Labeled "INH1".
- Pin 73:** Labeled "DATAB1".
- Pin 74:** Labeled "DATA1".
- Pin 75:** Labeled "GND".
- Pin 76:** Labeled "RLD2".
- Pin 77:** Labeled "RLD1".
- Pin 78:** Labeled "VEE".
- Pin 79:** Labeled "VEE".
- Pin 80:** Labeled "PWRGND".
- Pin 81:** Labeled "VL2".
- Pin 82:** Labeled "PWRGND".
- Pin 83:** Labeled "PWRGND".
- Pin 84:** Labeled "VH2".
- Pin 85:** Labeled "PWRGND".
- Pin 86:** Labeled "VCC".
- Pin 87:** Labeled "VCC".
- Pin 88:** Labeled "PWRGND".
- Pin 89:** Labeled "VL1".
- Pin 90:** Labeled "PWRGND".
- Pin 91:** Labeled "PWRGND".
- Pin 92:** Labeled "VH1".
- Pin 93:** Labeled "PWRGND".
- Pin 94:** Labeled "THERM".
- Pin 95:** Labeled "TVCC".
- Pin 96:** Labeled "VCC".
- Pin 97:** Labeled "VCC".
- Pin 98:** Labeled "VHDCPL4".
- Pin 99:** Labeled "VT2".
- Pin 100:** Labeled "VT1".

DATA	$\overline{\text{DATA}}$	INH	$\overline{\text{INH}}$	RLD	VBB	Output State
0	1	0	1	X	VBB	V_L
1	0	0	1	X	VBB	V_H
X	X	1	0	0	VBB	INH
X	X	1	0	1	VBB	V_{TERM}

Figure 1: Mechanical drawings of the test specimen.

(a) Top View (PINS DOWN):

- Overall width: 0.630 (16.00) BSC
- Pin array width: 0.551 (14.00) BSC
- Pin pitch: 0.472 (12.00) BSC
- Pin array height: 0.551 (14.00) BSC
- Pin array width (inner): 0.472 (12.00) BSC
- Overall height: 0.630 (16.00) BSC
- Pin array height (inner): 0.472 (12.00) BSC
- Pin array width (outer): 0.020 (0.50) BSC
- Pin array width (inner): 0.011 (0.27) BSC
- Pin array width (outer): 0.009 (0.22) BSC
- Pin array width (inner): 0.007 (0.17) BSC

(b) Side View (PINS DOWN):

- Pin height: 0.057 (1.45) MAX
- Pin base width: 0.006 (0.15)
- Pin pitch: 0.003 (0.08) MAX
- Pin angle: 7° and 3.5°