EVALUATION KIT MANUAL FOLLOWS DATA SHEET

# +2.8V, Single-Supply, Cellular-Band Linear Power Amplifier

#### **General Description**

The MAX2251 low-voltage linear power amplifier (PA) is designed for TDMA/AMPS dual-mode phone applications. The device is packaged in an ultra-compact (2.06mm × 2.06mm) chip-scale package (CSP), and delivers over +30dBm of linear power in TDMA operation. An on-chip shutdown feature reduces operating current to 1 $\mu$ A (typ), eliminating the need for an external supply switch.

The MAX2251 does not need an external reference voltage, and requires only a few external matching components and no bias circuitry. Another feature of this device is the use of external bias resistors, eliminating wasted "safety-margin" current. This feature also allows current throttleback at lower output power levels, thereby maintaining the highest possible efficiency at all power levels.

#### Applications

Cellular-Band TDMA/AMPS Dual-Mode Phones PA Modules 2-Way Pagers

Cordless Phones

#### **Features**


- Ultra-Compact 4 × 4 (2.06mm × 2.06mm) CSP
- High Efficiency—41% at +30dBm P<sub>OUT</sub> (TDMA) (typ)
- On-Chip Power Detector
- ◆ ICC < 1µA in Shutdown Mode
- ♦ +2.8V to +4.5V True Single-Supply Operation
- ♦ ±0.9dB Gain Variation from T<sub>A</sub> = -40°C to +85°C
- Current Adjustable with PDM or DAC Signal
- No External Logic Interface Circuitry Required

#### **Ordering Information**

PART	TEMP. RANGE	PIN- PACKAGE	TOP MARK
MAX2251EBE	-40°C to +85°C	4×4 UCSP	2251 EBE (LOT #) (DATE CODE)

Typical Operating Circuit appears at end of data sheet.

#### Pin Configuration



#### ΜΙΧΙΜ

\_ Maxim Integrated Products 1

*For free samples and the latest literature, visit www.maxim-ic.com or phone 1-800-998-8800. For small orders, phone 1-800-835-8769.* 

#### **ABSOLUTE MAXIMUM RATINGS**

**MAX225** 

V <sub>CC</sub> to GND	0.3V to +4.5V
SHDN, MODE to GND	
BIAS_ to GND	-0.3V to (V <sub>CC</sub> + 0.3V)
RF Input Power	+10dBm
Continuous Power Dissipation ( $T_A = +70^{\circ}$ C	
(derate 80mW/°C above $T_A = +70^{\circ}C$ )	4W
Operating Temperature Range	40°C to +85°C

Junction Temperature	+150°C
Thermal Resistance from Junction to Backside	1°C/W
Thermal Resistance from Junction to Ambient	
(using MAX2251 EV kit)	40°C/W
Storage Temperature Range65°C to	) +150°C
Bump Reflow Temperature	+235°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +2.8V \text{ to } +4.5V, \text{ no RF signal applied}, \overline{SHDN} = \text{high}, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted}.$  Typical values are measured at  $V_{CC} = +3.3V$  and  $T_A = +25^{\circ}\text{C}.$ )

PARAMETER	CON	MIN	ТҮР	MAX	UNITS	
Idle Supply Current	MODE = high			205	255	mA
Logic High Threshold			2.0			V
Logic Low Threshold					0.8	V
Chutdaura Curantu Current	SHDN = MODE =	$V_{CC} = +2.8V \text{ to } +4.0V$		0.6	10	A
Shutdown Supply Current	GND	$V_{CC} = +4.5V$		60	120	μΑ
Logic High Input Current					5	μΑ
Logic Low Input Current			-1		+1	μΑ

#### AC CHARACTERISTICS, TDMA OPERATION

(MAX2251 EV kit,  $f_{IN}$  = 824MHz to 849MHz,  $V_{CC}$  =  $V_{MODE}$  =  $V_{\overline{SHDN}}$  = +3.3V, 50 $\Omega$  system, NADC modulation, duty cycle = 100%,  $T_A$  = +25°C, unless otherwise noted. Typical values are at  $f_{IN}$  = 836MHz,  $T_A$  = +25°C.) (Note 1)

PARAMETER	CONDITIONS		MIN	<b>-4.5</b> σ	ТҮР	<b>4.5</b> σ	MAX	UNITS
Frequency Range (Note 2)	V <sub>MODE</sub> = V <sub>CC</sub> or GND		824				849	MHz
Power Gain	$P_{OUT} = +30 dBm$		25.7	26.1	27.8			dB
Extreme Condition Power Gain	$T_A = -40^{\circ}C$ to $+85^{\circ}C$ , $P_{OU}$	T = +30dBm	24.8	25.2				dB
Output Power	V <sub>CC</sub> = +3.3V, meets ACPF specifications	7	30					dBm
Adjacent/Alternate-Channel Power Ratio	foffset = 30/60kHz in 25kHz bandwidth	T <sub>A</sub> = +25°C			-29.3/ -47.5	-27.4/ -45.4	-27/ -44.6	dBc
		T <sub>A</sub> = +85°C			-28/ -48			
AMPS Output Power	$V_{MODE} = V_{CC}$ , $P_{IN} = +8dBm$ single tone		31.8	32				dBm
Power-Added Efficiency	$P_{OUT} = +30 dBm$				41.2			%
AMPS Power-Added Efficiency	$P_{IN} = +8dBm$ single tone at 836MHz				51			%
Turn-On Time (Note 3)					2		5	μs
Input VSWR					1.2:1		1.76:1	
Maximum Nonharmonic Spurious Due to Load Mismatch	$V_{CC}$ = +2.8V to +4.5V, all input power levels, VSWR = 4:1 all phase angle, $T_A$ = -40°C to +85°C						-55	dBc
Noise Power	f <sub>RF</sub> = 849MHz, noise measured at 869MHz, P <sub>OUT</sub> = +30dBm				-121			dBm/ Hz
AMPS Noise Power	f <sub>RF</sub> = 836MHz, noise measured at 881MHz, P <sub>OUT</sub> = +31dBm				-141			dBm/ Hz
Harmonic Suppression (Note 4)					45			dBc
Power Detector Range	(Note 5)		27		29.4			dB
Power Detector Settling Time (Note 6)	C <sub>DET</sub> = 4700pF				2		3	μs

Note 1: Guaranteed by design and characterization.

Note 2: Operation outside the frequency range is possible, but has not been characterized.

Note 3: Time when  $V_{\overline{SHDN}}$  transitions to  $V_{CC}$  until  $P_{OUT}$  is within 1dB of its final mean power.


Note 4: Harmonics are measured on the MAX2251 EV kit. The output matching provides some harmonic attenuation in addition to the rejection provided by the IC. The combined suppression is specified.

Note 5: The range is defined by the difference between the rated linear output power and the output power that corresponds to  $V_{PD} = 0.57V$ .

Note 6: Time from when  $V_{\overline{SHDN}}$  transitions high until detector output reaches within 10% of its final value.

#### Typical Operating Characteristics

(MAX2251 EV kit, VCC = VMODE = VSHDN = +3.3V, fIN = 836MHz, TDMA modulation, TA = +25°C, unless otherwise noted.)




**MAX2251** 

4

#### Typical Operating Characteristics (continued)

(MAX2251 EV kit, V<sub>CC</sub> = V<sub>MODE</sub> = V<sub>SHDN</sub> = +3.3V, f<sub>IN</sub> = 836MHz, TDMA modulation, T<sub>A</sub> = +25°C, unless otherwise noted.)



ΜΛΧΙΜ

 $T_A = +25^{\circ}C$ 

20 25 30

 $T_A = +85^{\circ}C$ 

1.5

1.0

0.5

0


5 0


10 15

OUTPUT POWER (dBm)

#### Typical Operating Characteristics (continued)

(MAX2251 EV kit, V<sub>CC</sub> = V<sub>MODE</sub> = V<sub>SHDN</sub> = +3.3V, f<sub>IN</sub> = 836MHz, TDMA modulation, T<sub>A</sub> = +25°C, unless otherwise noted.)





ΜΛΧΙΜ

#### Pin Description

PIN	NAME	FUNCTION
F 111		Токоном
A1	BIAS2	Second Stage Bias Control. Connect an $11k\Omega$ resistor to GND to set the bias current for the second stage of the PA.
A2, A3, A4, B2, C2, C4	GND	Ground. Connect to the PC board ground plane with as low an inductance path as possible.
B1	PD_OUT	Power Detector Output. This output is a DC voltage indicating the PA output power. Connect a capacitor to set time constant. The settling time is typically 2µs with a 4700pF capacitor.
B3, B4	OUT	RF Output. Connect a pullup high-Q inductor to $V_{CC}$ . Requires matching network. Connect B3 and B4 together.
C1	BIAS1	First Stage Bias Control. Connect an external 47.5k $\Omega$ resistor to ground to set the bias current for the driver stage.
СЗ	V <sub>CC</sub>	Driver Stage Supply Voltage. Connect a pullup inductor to $V_{\mbox{CC}}.$ The pullup inductor can be a PC board trace.
D1	VCC	Supply Voltage. Bypass to ground with 100pF and 0.01 $\mu$ F capacitors.
D2	IN	RF Input. Requires a highpass L-section impedance matching network.
D3	SHDN	Shutdown Input. Drive logic low to place the device in shutdown mode. Drive logic high for normal operation.
D4	MODE	Mode Selection Input. Drive logic high for TDMA/AMPS mode. Drive logic low for higher gain AMPS operation.

#### **Detailed Description**

The MAX2251 is a linear PA intended for TDMA/AMPS dual-mode applications. The PA is fully characterized in the 824MHz to 849MHz U.S. cellular band. The PA consists of a driver stage and an output stage; both are independently biased using external resistors. The MAX2251 also features an integrated power detector.

#### **Bias Control**

External resistors connected to C1 and A1 independently set the bias currents of the driver and output stages, respectively. An internal bandgap reference fixes the voltages at C1 and A1. R<sub>BIAS1</sub> is typically 47.5k $\Omega$  and R<sub>BIAS2</sub> is typically 11k $\Omega$ . The bias current can be dynamically adjusted by summing a current into the bias pin of interest with an external source such as a DAC. See the *Typical Operating Circuit*. The *Typical Operating Characteristics* graph, Supply Current vs. Output Power, demonstrates the current saving with throttleback at low-output power levels.

#### **Power Detector**

The on-chip power detector monitors the output power. The power detector outputs a voltage proportional to the output power. Connect a filter capacitor from PD\_OUT to GND to set the power detector time con-



stant. The integrated power detector eliminates the need for an external detector circuit.

#### Applications Information

#### **External Matching**

The MAX2251 requires input, interstage, and output matching circuits for proper operation. See the *Typical Operating Circuit* for suggested component values. Use high-quality components for L2 and C12 in the output-matching circuit for highest efficiency. The MAX2251 EV kit uses a trace as a pullup inductor (approximately 2nH) for the interstage matching.

#### **Mode Selection**

MAX2251 features two modes of operation: high-linear mode and high-gain mode. For TDMA operation, drive MODE high or connect to V<sub>CC</sub>. For AMPS operation, drive MODE high for best PAE, or drive MODE low for best gain.

#### Layout and Thermal Management Issues

The MAX2251 EV kit serves as a layout guide. Use controlled impedance lines on all high-frequency inputs and outputs. Connect GND to the PC board ground plane with as low inductance path as possible. The GND pins also serve as heat sinks. Connect all GND

pins directly to the topside RF ground. On boards where the ground plane is not on the component side, connect all GND pins to the ground plane with plated through holes, close to the package. PC board traces connecting the GND pins also serve as heat sinks. Make sure that the traces are sufficiently wide.


#### UCSP Reliability


The ultra-chip-scale package (UCSP) represents a unique packaging form factor that may not perform equally to a packaged product through traditional mechanical reliability tests. CSP reliability is integrally linked to the user's assembly methods, circuit board material, and usage environment. The user should closely review these areas when considering use of a CSP. Performance through Operating Life Test and Moisture Resistance remains uncompromised as it is primarily determined by the wafer-fabrication process.

Mechanical stress performance is a greater consideration for a CSP. CSPs are attached through direct solder contact to the user's PC board, foregoing the inherent stress relief of a packaged-product lead frame. Solder joint contact integrity must be considered. Testing done to characterize the CSP reliability performance shows that it is capable of performing reliably through environmental stresses. Results of environmental stress tests and additional usage data and recommendations are detailed in the UCSP application note, which can be found on Maxim's website at www.maxim-ic.com.

ΜΛΧΙΜ

#### **Typical Operating Circuit**





#### **Package Information**