

256K x 32 3.3V Static RAM Module

Features


- High-density 3.3V 8-megabit SRAM module
- High-speed SRAM Module
 - Access time of 15 ns
- · Low active power
 - 1.368W (max.) at 15 ns
- 64 pins
- · Available in ZIP format

Functional Description

The CYM1841V33 is a high-performance 3.3V 8-megabit static RAM module organized as 256K words by 32 bits. This module is constructed from two 256K x 16 SRAMs in SOJ packages mounted on an epoxy laminate substrate. Four Chip Selects are used to independently enable the four bytes. Reading or writing can be executed on individual bytes or any combination of multiple bytes through proper use of selects.

The CYM1841V33 is designed for use with standard 64-pin ZIP sockets. The pinout is compatible with the 64-pin JEDEC ZIP module family (CYM1821, CYM1831, CYM1836, and CYM1841). Thus, a single motherboard design can be used to accommodate memory depth ranging from 16K words (CYM1821) to 256K words (CYM1841). The CYM1841V33 is offered in a vertical ZIP configuration.

Presence Detect Pins (PD₀-PD₁) are used to identify module memory density in applications where modules with alternate word depths can be interchanged.



Selection Guide

	1841V33-15	1841V33-20	1841V33-25	1841V33-35
Maximum Access Time (ns)	15	20	25	35
Maximum Operating Current (mA)	380	340	300	270
Maximum Standby Current (mA)	200	200	200	200



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-55°C to +125°C Ambient Temperature with Power Applied -10°C to +85°C Supply Voltage to Ground Potential -0.5V to +4.6V

DC Voltage Applied to Outputs	
in High Z State	0.5V to +V _{CC}
DC Input Voltage	0.5V to +4.6V

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	3.3V (+10%/–5%)

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Condi	tions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V_{CC} = Min., I_{OH} = -4.0 mA	2.4		V	
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 4.0 mA			0.4	V
V _{IH}	Input HIGH Voltage			2.0	V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage			-0.3	0.8	V
I _{IX}	Input Load Current	$GND \leq V_{I} \leq V_{CC}$		-10	+10	μΑ
l _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output [$GND \le V_O \le V_{CC}$, Output Disabled		+10	μΑ
I _{CC} V _{CC} Operating Supply	$V_{CC} = Max., I_{OUT} = 0 mA,$	-15		380	mA	
	Current	$V_{CC} = Max., I_{OUT} = 0 \text{ mA},$ $CS_N \le V_{IL}, f = f_{max}$ -15 -20		340		
			-25		300	
			-35		270	
I _{SB1}	Automatic CS Power-Down Current ^[1]	Max. V _{CC} , CS ≥ V _{IH} , Min. Duty Cycle = 100%	-15,-20,-25,-35		200	mA
I _{SB2}	Automatic CS Power-Down Current ^[1]	$\begin{array}{l} \underline{\text{Max. V}_{CC}},\\ \overline{\text{CS}} \geq \text{V}_{CC} - 0.2\text{V},\\ \text{V}_{\text{IN}} \geq \text{V}_{CC} - 0.2\text{V}, \text{ or }\\ \text{V}_{\text{IN}} \leq 0.2\text{V} \end{array}$	-15, -20, -25, -35		200	mA

Capacitance^[2]


Parameter	Description	Test Conditions	Max.	Unit
C _{INA}	Input Capacitance (WE, OE, A ₀₋₁₇)	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	16	pF
C _{INB}	Input Capacitance (CS)	$V_{CC} = 5.0V$	8	pF
C _{OUT}	Output Capacitance		8	pF

Notes:

A pull-up resistor to V_{CC} on the CS input is required to keep the device deselected during V_{CC} power-up, otherwise I_{SB} will exceed values given.
 Tested on a sample basis.



AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT OUTPUT Q \sim 0 1.73V

Switching Characteristics Over the Operating Range^[3]

		1841\	V33-15		
Parameter	Description	Min.	Max.	Unit	
READ CYCLE	•		u .	•	
t _{RC}	Read Cycle Time	15		ns	
t _{AA}	Address to Data Valid		15	ns	
t _{OHA}	Data Hold from Address Change	3		ns	
t _{ACS}	CS LOW to Data Valid		15	ns	
t _{DOE}	OE LOW to Data Valid		8	ns	
t _{LZOE}	OE LOW to Low Z	0		ns	
t _{HZOE}	OE HIGH to High Z		8	ns	
t _{LZCS}	CS LOW to Low Z ^[4]	3		ns	
t _{HZCS}	CS HIGH to High Z ^[4, 5]		8	ns	
t _{PD}	CS HIGH to Power-Down		15	ns	
WRITE CYCLE ^[6]	•		1	•	
t _{WC}	Write Cycle Time	15		ns	
t _{SCS}	CS LOW to Write End	10		ns	
t _{AW}	Address Set-Up to Write End	10		ns	
t _{HA}	Address Hold from Write End	0		ns	
t _{SA}	Address Set-Up to Write Start	1		ns	
t _{PWE}	WE Pulse Width	12		ns	
t _{SD}	Data Set-Up to Write End	8		ns	
t _{HD}	Data Hold from Write End	1		ns	
t _{LZWE}	WE HIGH to Low Z	3		ns	
t _{HZWE}	WE LOW to High Z ^[5]	0	8	ns	




Switching Characteristics Over the Operating Range^[3] (continued)

		1841	/33-20	1841V33-25		1841\	/33-35	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE		1	1	•	•	•	1	
t _{RC}	Read Cycle Time	20		25		35		ns
t _{AA}	Address to Data Valid		20		25		35	ns
t _{OHA}	Data Hold from Address Change	3		3		3		ns
t _{ACS}	CS LOW to Data Valid		20		25		35	ns
t _{DOE}	OE LOW to Data Valid		12		15		18	ns
t _{LZOE}	OE LOW to Low Z	0		0		0		ns
t _{HZOE}	OE HIGH to High Z		10		12		15	ns
t _{LZCS}	CS LOW to Low Z ^[4]	3		3		3		ns
t _{HZCS}	CS HIGH to High Z ^[4, 5]		10		12		15	ns
t _{PD}	CS HIGH to Power-Down		20		25		35	ns
WRITE CYCLE	<u>=</u> [6]	<u>'</u>	•	•		•	•	
t _{WC}	Write Cycle Time	20		25		35		ns
t _{SCS}	CS LOW to Write End	17		20		30		ns
t _{AW}	Address Set-Up to Write End	17		20		30		ns
t _{HA}	Address Hold from Write End	3		3		3		ns
t _{SA}	Address Set-Up to Write Start	2		2		2		ns
t _{PWE}	WE Pulse Width	15		20		30		ns
t _{SD}	Data Set-Up to Write End	12		15		20		ns
t _{HD}	Data Hold from Write End	2		2		2		ns
t _{LZWE}	WE HIGH to Low Z	3		3		3		ns
t _{HZWE}	WE LOW to High Z ^[5]	0	12	0	12	0	15	ns

Switching Waveforms

Read Cycle No. 1 $^{[7, 8]}$



1841V33-5

Notes:


- Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.
- At any given temperature and voltage condition, t_{HZCS} is less than t_{LZCS} for any given device. These parameters are guaranteed and not 100% tested.
- The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.

 WE is HIGH for read cycle.
- Device is continuously selected, $\overline{CS} = V_{IL}$, and $\overline{OE} = V_{IL}$.




Switching Waveforms (continued)

Read Cycle No. 2 [7, 9]



Write Cycle No. 1 ($\overline{\text{WE}}$ Controlled) [6]





Note:

9. Address valid prior to or coincident with $\overline{\text{CS}}$ transition LOW.



Switching Waveforms (continued)





Note

10. If $\overline{\text{CS}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high-impedance state.

Truth Table

CS	WE	OE	Inputs/Output	Mode
Н	Х	Х	High Z	Deselect/Power-Down
L	Н	L	Data Out	Read
L	L	Χ	Data In	Write
L	Н	Н	High Z	Deselect

Ordering Information

Speed (ns)	Ordering Code	Package Type	Package Type	Operating Range
15	CYM1841V33PZ-15C	PZ12	64-Pin Plastic ZIP Module	Commercial
20	CYM1841V33PZ-20C			
25	CYM1841V33PZ-25C			
35	CYM1841V33PZ-35C			

Document #: 38-M-00088-A



Package Diagram

64-Pin Plastic ZIP Module PZ12

