



5.0 or 3.3V, 256 Kbit (32 Kbit x8) TIMEKEEPER® SRAM

FEATURES SUMMARY

- INTEGRATED ULTRA-LOW POWER SRAM, REAL TIME CLOCK, POWER-FAIL CONTROL CIRCUIT, AND BATTERY
- FREQUENCY TEST OUTPUT FOR REAL TIME CLOCK SOFTWARE CALIBRATION
- YEAR 2000 COMPLIANT
- AUTOMATIC POWER-FAIL CHIP DESELECT and WRITE PROTECTION
- WATCHDOG TIMER
- WRITE PROTECT VOLTAGE (V_{PFD} = Power-Fail Deselect Voltage):
 - M48T37Y: $V_{CC} = 4.5$ to $5.5V$
 $4.2V \leq V_{PFD} \leq 4.5V$
 - M48T37V: $V_{CC} = 3.0$ to $3.6V$
 $2.7V \leq V_{PFD} \leq 3.0V$
- PACKAGING INCLUDES A 44-LEAD SOIC AND SNAPHAT® TOP (to be ordered separately)
- SOIC PACKAGE PROVIDES DIRECT CONNECTION FOR A SNAPHAT TOP WHICH CONTAINS THE BATTERY AND CRYSTAL
- MICROPROCESSOR POWER-ON RESET (Valid even during battery back-up mode)
- PROGRAMMABLE ALARM OUTPUT ACTIVE IN THE BATTERY BACK-UP MODE
- BATTERY LOW FLAG
- RoHS COMPLIANCE
Lead-free components are compliant with the RoHS directive.

Figure 1. Package




TABLE OF CONTENTS

FEATURES SUMMARY	1
Figure 1. Package	1
SUMMARY DESCRIPTION	4
Figure 2. Logic Diagram	4
Table 1. Signal Names	4
Figure 3. SOIC Connections	5
Figure 4. Block Diagram	6
OPERATION MODES	7
Table 2. Operating Modes	7
READ Mode	8
Figure 5. READ Mode AC Waveforms	8
Table 3. READ Mode AC Characteristics	8
WRITE Mode	9
Figure 6. WRITE Enable Controlled, WRITE AC Waveform	9
Figure 7. Chip Enable Controlled, WRITE AC Waveforms	9
Table 4. WRITE Mode AC Characteristics	10
Data Retention Mode	11
CLOCK OPERATIONS	12
Reading the Clock	12
Setting the Clock	12
Stopping and Starting the Oscillator	12
Table 5. Register Map	13
Setting the Alarm Clock	14
Figure 8. Alarm Interrupt Reset Waveform	14
Table 6. Alarm Repeat Modes	14
Figure 9. Back-up Mode Alarm Waveforms	15
Calibrating the Clock	15
Watchdog Timer	16
Power-on Reset	16
Programmable Interrupts	17
Battery Low Flag	17
Initial Power-on Defaults	17
Table 7. Default Values	17
V_{CC} Noise And Negative Going Transients	18
Figure 10. Supply Voltage Protection	18
Figure 11. Crystal Accuracy Across Temperature	19
Figure 12. Clock Calibration	19
MAXIMUM RATING	20
Table 8. Absolute Maximum Ratings	20

DC AND AC PARAMETERS	21
Table 9. Operating and AC Measurement Conditions	21
Figure 13.AC Testing Load Circuit	21
Table 10. Capacitance.	21
Table 11. DC Characteristics.	22
Figure 14.Power Down/Up Mode AC Waveforms	23
Table 12. Power Down/Up AC Characteristics	23
Table 13. Power Down/Up Trip Points DC Characteristics	23
PACKAGE MECHANICAL INFORMATION	24
Figure 15.SOH44 – 44-lead Plastic Small Outline, 4-socket SNAPHAT, Package Outline.	24
Table 14. SOH44 – 44-lead Plastic Small Outline, 4-socket SNAPHAT, Package Mech. Data ...	24
Figure 16.SH – 4-pin SNAPHAT Housing for 48mAh Battery & Crystal, Package Outline	25
Table 15. SH – 4-pin SNAPHAT Housing for 48mAh Battery & Crystal, Package Mech. Data. ...	25
Figure 17.SH – 4-pin SNAPHAT Housing for 120mAh Battery & Crystal, Package Outline	26
Table 16. SH – 4-pin SNAPHAT Housing for 120mAh Battery & Crystal, Package Mech. Data. ...	26
PART NUMBERING	27
Table 17. Ordering Information Scheme	27
Table 18. SNAPHAT Battery Table	27
REVISION HISTORY	28
Table 19. Document Revision History	28

SUMMARY DESCRIPTION

The M48T37Y/V TIMEKEEPER[®] RAM is a 32 Kb x8 non-volatile static RAM and real time clock. The monolithic chip is available in a special package which provides a highly integrated battery backed-up memory and real time clock solution.

The 44-lead, 330mil SOIC package provides sockets with gold-plated contacts at both ends for direct connection to a separate SNAPHAT housing containing the battery and crystal. The unique design allows the SNAPHAT[®] battery/crystal package to be mounted on top of the SOIC package after the completion of the surface mount process. Insertion of the SNAPHAT housing after reflow prevents potential battery and crystal damage due

to the high temperatures required for device surface-mounting. The SNAPHAT housing is keyed to prevent reverse insertion.

The SOIC and battery packages are shipped separately in plastic anti-static tubes or in Tape & Reel form. For the 44-lead SOIC, the battery/crystal package (e.g., SNAPHAT) part number is “M4T28-BR12SH” or “M4T32-BR12SH” (see [Table 18., page 27](#)).

Caution: Do not place the SNAPHAT battery/crystal top in conductive foam, as this will drain the lithium button-cell battery.

Figure 2. Logic Diagram




Table 1. Signal Names

A0-A14	Address Inputs
DQ0-DQ7	Data Inputs / Outputs
\overline{RST}	Reset Output (Open Drain)
$\overline{IRQ/FT}$	Interrupt / Frequency Test Output (Open Drain)
WDI	Watchdog Input
\overline{E}	Chip Enable
\overline{G}	Output Enable
\overline{W}	WRITE Enable
V _{CC}	Supply Voltage
V _{SS}	Ground
NC	Not connected Internally

Figure 3. SOIC Connections





Figure 4. Block Diagram



OPERATION MODES

As [Figure 4., page 6](#) shows, the static memory array and the quartz controlled clock oscillator of the M48T37Y/V are integrated on one silicon chip. The memory locations that provide user accessible BYTEWIDE™ clock information are in the bytes with addresses 7FF1 and 7FF9h-7FFFh (located in [Table 5., page 13](#)). The clock locations contain the century, year, month, date, day, hour, minute, and second in 24 hour BCD format. Corrections for 28, 29 (leap year - valid until the year 2100), 30, and 31 day months are made automatically.

Byte 7FF8h is the clock control register. This byte controls user access to the clock information and also stores the clock calibration setting.

Byte 7FF7h contains the watchdog timer setting. The watchdog timer redirects an out-of-control microprocessor and provides a reset or interrupt to it. Bytes 7FF2h-7FF5h are reserved for clock alarm programming. These bytes can be used to set the alarm. This will generate an active low signal on

the $\overline{\text{IRQ/FT}}$ pin when the alarm bytes match the date, hours, minutes, and seconds of the clock. The eight clock bytes are not the actual clock counters themselves; they are memory locations consisting of BiPORT™ READ/WRITE memory cells. The M48T37Y/V includes a clock control circuit which updates the clock bytes with current information once per second. The information can be accessed by the user in the same manner as any other location in the static memory array.

The M48T37Y/V also has its own Power-fail Detect circuit. The control circuitry constantly monitors the single V_{CC} supply for an out of tolerance condition. When V_{CC} is out of tolerance, the circuit write protects the SRAM, providing a high degree of data security in the midst of unpredictable system operation brought on by low V_{CC} . As V_{CC} falls below the Battery Back-up Switchover Voltage (V_{SO}), the control circuitry connects the battery which maintains data and clock operation until valid power returns.

Table 2. Operating Modes

Mode	V_{CC}	$\overline{\text{E}}$	$\overline{\text{G}}$	$\overline{\text{W}}$	DQ0-DQ7	Power
Deselect	4.5 to 5.5V or 3.0 to 3.6V	V_{IH}	X	X	High Z	Standby
WRITE		V_{IL}	X	V_{IL}	D_{IN}	Active
READ		V_{IL}	V_{IL}	V_{IH}	D_{OUT}	Active
READ		V_{IL}	V_{IH}	V_{IH}	High Z	Active
Deselect	V_{SO} to V_{PFD} (min) ⁽¹⁾	X	X	X	High Z	CMOS Standby
Deselect	$\leq V_{SO}$ ⁽¹⁾	X	X	X	High Z	Battery Back-up Mode

Note: X = V_{IH} or V_{IL} ; V_{SO} = Battery Back-up Switchover Voltage.

1. See [Table 13., page 23](#) for details.

READ Mode


The M48T37Y/V is in the READ Mode whenever WRITE Enable (\overline{W}) is high and Chip Enable (\overline{E}) is low. The unique address specified by the 15 Address Inputs defines which one of the 32,752 bytes of data is to be accessed. Valid data will be available at the Data I/O pins within Address Access time (t_{AVQV}) after the last address input signal is stable, providing that the \overline{E} and Output Enable (\overline{G}) access times are also satisfied. If the \overline{E} and \overline{G} access times are not met, valid data will be available

after the latter of the Chip Enable Access time (t_{ELQV}) or Output Enable Access time (t_{GLQV}).

The state of the eight three-state Data I/O signals is controlled by \overline{E} and \overline{G} . If the outputs are activated before t_{AVQV} , the data lines will be driven to an indeterminate state until t_{AVQV} .

If the Address Inputs are changed while \overline{E} and \overline{G} remain active, output data will remain valid for Output Data Hold time (t_{AXQX}) but will be indeterminate until the next Address Access.

Figure 5. READ Mode AC Waveforms



Note: WRITE Enable (\overline{W}) = High.

Table 3. READ Mode AC Characteristics

Symbol	Parameter ⁽¹⁾	M48T37Y		M48T37V		Unit
		-70		-100		
		Min	Max	Min	Max	
t_{AVAV}	READ Cycle Time	70		100		ns
t_{AVQV}	Address Valid to Output Valid		70		100	ns
t_{ELQV}	Chip Enable Low to Output Valid		70		100	ns
t_{GLQV}	Output Enable Low to Output Valid		35		50	ns
$t_{ELQX}^{(2)}$	Chip Enable Low to Output Transition	5		10		ns
$t_{GLQX}^{(2)}$	Output Enable Low to Output Transition	5		5		ns
$t_{EHQZ}^{(2)}$	Chip Enable High to Output Hi-Z		25		50	ns
$t_{GHQZ}^{(2)}$	Output Enable High to Output Hi-Z		25		40	ns
t_{AXQX}	Address Transition to Output Transition	10		10		ns

Note: 1. Valid for Ambient Operating Temperature: $T_A = 0$ to 70°C or -40 to 85°C ; $V_{CC} = 4.5$ to 5.5V or 3.0 to 3.6V (except where noted).
 2. $C_L = 5\text{pF}$.

WRITE Mode

The M48T37Y/V is in the WRITE Mode whenever \overline{W} and \overline{E} are low. The start of a WRITE is referenced from the latter occurring falling edge of \overline{W} or \overline{E} . A WRITE is terminated by the earlier rising edge of \overline{W} or \overline{E} . The addresses must be held valid throughout the cycle. \overline{E} or \overline{W} must return high for a minimum of t_{EHAX} from Chip Enable or t_{WHAX} from WRITE Enable prior to the initiation of another READ or WRITE cycle. Data-in must be valid t_{DVWH} prior to the end of WRITE and remain valid for t_{WHDX} afterward. \overline{G} should be kept high during WRITE cycles to avoid bus contention; however, if the output bus has been activated by a low on \overline{E} and \overline{G} , a low on \overline{W} will disable the outputs t_{WLQZ} after \overline{W} falls.

er READ or WRITE cycle. Data-in must be valid t_{DVWH} prior to the end of WRITE and remain valid for t_{WHDX} afterward. \overline{G} should be kept high during WRITE cycles to avoid bus contention; however, if the output bus has been activated by a low on \overline{E} and \overline{G} , a low on \overline{W} will disable the outputs t_{WLQZ} after \overline{W} falls.

Figure 6. WRITE Enable Controlled, WRITE AC Waveform




Figure 7. Chip Enable Controlled, WRITE AC Waveforms




Table 4. WRITE Mode AC Characteristics

Symbol	Parameter ⁽¹⁾	M48T37Y		M48T37V		Unit
		-70		-100		
		Min	Max	Min	Max	
t _{AVAV}	WRITE Cycle Time	70		100		ns
t _{AVWL}	Address Valid to WRITE Enable Low	0		0		ns
t _{AVEL}	Address Valid to Chip Enable Low	0		0		ns
t _{WLWH}	WRITE Enable Pulse Width	50		80		ns
t _{ELEH}	Chip Enable Low to Chip Enable High	55		80		ns
t _{WHAX}	WRITE Enable High to Address Transition	0		10		ns
t _{EHAX}	Chip Enable High to Address Transition	0		10		ns
t _{DVWH}	Input Valid to WRITE Enable High	30		50		ns
t _{DVEH}	Input Valid to Chip Enable High	30		50		ns
t _{WHDX}	WRITE Enable High to Input Transition	5		5		ns
t _{EHDX}	Chip Enable High to Input Transition	5		5		ns
t _{WLQZ} ^(2,3)	WRITE Enable Low to Output Hi-Z		25		50	ns
t _{AVWH}	Address Valid to WRITE Enable High	60		80		ns
t _{AVEH}	Address Valid to Chip Enable High	60		80		ns
t _{WHQX} ^(2,3)	WRITE Enable High to Output Transition	5		10		ns

Note: 1. Valid for Ambient Operating Temperature: T_A = 0 to 70°C or -40 to 85°C; V_{CC} = 4.5 to 5.5V or 3.0 to 3.6V (except where noted).
 2. C_L = 5pF.
 3. If \overline{E} goes low simultaneously with \overline{W} going low, the outputs remain in the high impedance state.

Data Retention Mode

With valid V_{CC} applied, the M48T37Y/V operates as a conventional BYTEWIDE™ static RAM. Should the Supply Voltage decay, the RAM will automatically power-fail deselect, write protecting itself when V_{CC} falls within the V_{PFD} (max), V_{PFD} (min) window. All outputs become high impedance, and all inputs are treated as “Don't care.”

Note: A power failure during a WRITE cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the RAM's content. At voltages below V_{PFD} (min), the user can be assured the memory will be in a write protected state, provided the V_{CC} fall time is not less than t_F .

The M48T37Y/V may respond to transient noise spikes on V_{CC} that reach into the deselect window

during the time the device is sampling V_{CC} . Therefore, decoupling of the power supply lines is recommended.

When V_{CC} drops below V_{SO} , the control circuit switches power to the internal battery which preserves data and powers the clock. The internal button cell will maintain data in the M48T37Y/V for an accumulated period of at least 7 years at room temperature when V_{CC} is less than V_{SO} . As system power returns and V_{CC} rises above V_{SO} , the battery is disconnected and the power supply is switched to external V_{CC} . Normal RAM operation can resume t_{REC} after V_{CC} reaches V_{PFD} (max).

For more information on Battery Storage Life refer to the Application Note AN1012.

CLOCK OPERATIONS

Reading the Clock

Updates to the TIMEKEEPER® registers should be halted before clock data is read to prevent reading data in transition. The BiPORT™ TIMEKEEPER cells in the RAM array are only data registers and not the actual clock counters, so updating the registers can be halted without disturbing the clock itself.

Updating is halted when a '1' is written to the READ Bit, D6 in the Control Register 7FF8h. As long as a '1' remains in that position, updating is halted. After a halt is issued, the registers reflect the count; that is, the day, date, and the time that were current at the moment the halt command was issued.

All of the TIMEKEEPER registers are updated simultaneously. A halt will not interrupt an update in progress. Updating will resume within a second after the bit is reset to a '0.'

Setting the Clock

Bit D7 of the Control Register (7FF8h) is the WRITE Bit. Setting the WRITE Bit to a '1,' like the READ Bit, halts updates to the TIMEKEEPER registers. The user can then load them with the cor-

rect day, date, and time data in 24 hour BCD format (see [Table 5., page 13](#)). Resetting the WRITE Bit to a '0' then transfers the values of all time registers (7FF1h, 7FF9h-7FFFh) to the actual TIMEKEEPER counters and allows normal operation to resume. After the WRITE Bit is reset, the next clock update will occur in approximately one second.

Note: Upon power-up following a power failure, both the WRITE Bit and the READ Bit will be reset to '0.'

Stopping and Starting the Oscillator

The oscillator may be stopped at any time. If the device is going to spend a significant amount of time on the shelf, the oscillator can be turned off to minimize current drain on the battery. The STOP Bit is the MSB of the seconds register. Setting it to a '1' stops the oscillator. When reset to a '0,' the M48T37Y/V oscillator starts within one second.

Note: It is not necessary to set the WRITE Bit when setting or resetting the FREQUENCY TEST Bit (FT) or the STOP Bit (ST).

Table 5. Register Map

Address	Data								Function/Range BCD Format	
	D7	D6	D5	D4	D3	D2	D1	D0		
7FFFh	10 Years				Year				Year	00-99
7FFEh	0	0	0	10 M	Month				Month	01-12
7FFDh	0	0	10 Date		Date: Day of Month				Date	01-31
7FFCh	0	FT	0	0	0	Day of Week			Day	01-7
7FFBh	0	0	10 Hours		Hours				Hours	00-23
7FFAh	0	10 Minutes			Minutes				Min	00-59
7FF9h	ST	10 Seconds			Seconds				Sec	00-59
7FF8h	W	R	S	Calibration					Control	
7FF7h	WDS	BMB4	BMB3	BMB2	BMB1	BMB0	RB1	RB0	Watchdog	
7FF6h	AFE	0	ABE	0	0	0	0	0	Interrupts	
7FF5h	RPT4	0	Alarm 10 Date		Alarm Date				Alarm Date	01-31
7FF4h	RPT3	0	Alarm 10 Hours		Alarm Hours				Alarm Hour	00-23
7FF3h	RPT2	Alarm 10 Minutes			Alarm Minutes				Alarm Min	00-59
7FF2h	RPT1	Alarm 10 Seconds			Alarm Seconds				Alarm Sec	00-59
7FF1h	1000 Year				100 Year				Century	00-99
7FF0h	WDF	AF	Z	BL	Z	Z	Z	Z	Flags	

Keys: S = Sign Bit

FT = Frequency Test Bit

R = READ Bit

W = WRITE Bit

ST = Stop Bit

0 = Must be set to '0'

BL = Battery Low Flag (Read only)

BMB0-BMB4 = Watchdog Multiplier Bits

AFE = Alarm Flag Enable Flag

RB0-RB1 = Watchdog Resolution Bits

WDS = Watchdog Steering Bit

ABE = Alarm in Battery Back-Up Mode Enable Bit

RPT1-RPT4 = Alarm Repeat Mode Bits

WDF = Watchdog Flag (Read only)

AF = Alarm Flag (Read only)

Z = '0' and are Read only

Setting the Alarm Clock

Registers 7FF5h-7FF2h contain the alarm settings. The alarm can be configured to go off at a predetermined time on a specific day of the month or repeat every day, hour, minute, or second. It can also be programmed to go off while the M48T37Y/V is in the battery back-up mode of operation to serve as a system wake-up call.

RPT1-RPT4 put the alarm in the repeat mode of operation. Table 6 shows the possible configurations. Codes not listed in the table default to the once per second mode to quickly alert the user of an incorrect alarm setting.

Note: User must transition address (or toggle chip enable) to see Flag Bit change.

When the clock information matches the alarm clock settings based on the match criteria defined by RPT1-RPT4, AF is set. If AFE is also set, the alarm condition activates the $\overline{\text{IRQ/FT}}$ pin. To dis-

able alarm, write '0' to the Alarm Date registers and RPT1-4. The alarm flag and the $\overline{\text{IRQ/FT}}$ output are cleared by a READ to the Flags Register as shown in Figure 8. A subsequent READ of the Flags Register is necessary to see that the value of the Alarm Flag has been reset to '0.'

The $\overline{\text{IRQ/FT}}$ pin can also be activated in the battery back-up mode. The $\overline{\text{IRQ/FT}}$ will go low if an alarm occurs and both the Alarm in Battery Back-up Mode Enable (ABE) and the AFE are set. The ABE and AFE bits are reset during power-up, therefore an alarm generated during power-up will only set AF. The user can read the Flag Register at system boot-up to determine if an alarm was generated while the M48T37Y/V was in the deselect mode during power-up. Figure 9., page 15 illustrates the back-up mode alarm timing.

Figure 8. Alarm Interrupt Reset Waveform





Table 6. Alarm Repeat Modes

RPT4	RPT3	RPT2	RPT1	Alarm Activated
1	1	1	1	Once per Second
1	1	1	0	Once per Minute
1	1	0	0	Once per Hour
1	0	0	0	Once per Day
0	0	0	0	Once per Month

Figure 9. Back-up Mode Alarm Waveforms



Calibrating the Clock

The M48T37Y/V is driven by a quartz controlled oscillator with a nominal frequency of 32,768 Hz. The devices are tested not to exceed ± 35 PPM (parts per million) oscillator frequency error at 25 °C, which equates to about ± 1.53 minutes per month. With the calibration bits properly set, the accuracy of each M48T37Y/V improves to better than $+1/-2$ PPM at 25 °C.

The oscillation rate of any crystal changes with temperature (see Figure 11., page 19). Most clock chips compensate for crystal frequency and temperature shift error with cumbersome trim capacitors. The M48T37Y/V design, however, employs periodic counter correction. The calibration circuit adds or subtracts counts from the oscillator divider circuit at the divide by 256 stage, as shown in Figure 12., page 19. The number of times pulses are blanked (subtracted, negative calibration) or split (added, positive calibration) depends upon the value loaded into the five-bit Calibration byte found in the Control Register. Adding counts speeds the clock up, subtracting counts slows the clock down.

The Calibration Byte occupies the five lower order bits (D4-D0) in the Control Register 7FF8h. These bits can be set to represent any value between 0 and 31 in binary form. Bit D5 is the Sign Bit; '1' indicates positive calibration, '0' indicates negative calibration. Calibration occurs within a 64 minute cycle. The first 62 minutes in the cycle may, once

per minute, have one second either shortened by 128 or lengthened by 256 oscillator cycles. If a binary '1' is loaded into the register, only the first 2 minutes in the 64 minute cycle will be modified; if a binary 6 is loaded, the first 12 will be affected, and so on.

Therefore, each calibration step has the effect of adding 512 or subtracting 256 oscillator cycles for every 125, 829, 120 (64 minutes x 60 seconds/minute x 32,768 cycles/second) actual oscillator cycles, that is $+4.068$ or -2.034 PPM of adjustment per calibration step in the calibration register. Assuming that the oscillator is in fact running at exactly 32,768 Hz, each of the 31 increments in the Calibration Byte would represent $+10.7$ or -5.35 seconds per month which corresponds to a total range of $+5.5$ or -2.75 minutes per month.

Two methods are available for ascertaining how much calibration a given M48T37Y/V may require. The first involves simply setting the clock, letting it run for a month and comparing it to a known accurate reference (like WWW broadcasts). While that may seem crude, it allows the designer to give the end user the ability to calibrate his clock as his environment may require, even after the final product is packaged in a non-user serviceable enclosure. All the designer has to do is provide a simple utility that accesses the Calibration Byte.

The second approach is better suited to a manufacturing environment, and involves the use of the $\overline{\text{IRQ/FT}}$ pin. The pin will toggle at 512 Hz when the Stop Bit (ST, D7 of 7FF9h) is '0' the Frequency Test Bit (FT, D6 of 7FFCh) is '1,' the Alarm Flag Enable Bit (AFE, D7 of 7FF6h) is '0,' and the Watchdog Steering Bit (WDS, D7 of 7FF7h) is '1' or the Watchdog Register is reset (7FF7h=0).

Any deviation from 512 Hz indicates the degree and direction of oscillator frequency shift at the test temperature. For example, a reading of 512.01024 Hz would indicate a +20 PPM oscillator frequency error, requiring a -10(WR001010) to be loaded into the Calibration Byte for correction.

Note: Setting or changing the Calibration Byte does not affect the Frequency Test output frequency.

The $\overline{\text{IRQ/FT}}$ pin is an open drain output which requires a pull-up resistor for proper operation. A 500-10k Ω resistor is recommended in order to control the rise time. The FT Bit is cleared on power-down.

For more information on calibration, see the Application Note AN934, "TIMEKEEPER Calibration."

Watchdog Timer

The watchdog timer can be used to detect an out-of-control microprocessor. The user programs the watchdog timer by setting the desired amount of time-out into the eight-bit Watchdog Register, address 7FF7h. The five bits (BMB4-BMB0) that store a binary multiplier and the two lower order bits (RB1-RB0) select the resolution, where 00 = $\frac{1}{16}$ second, 01 = $\frac{1}{4}$ second, 10 = 1 second, and 11 = 4 seconds. The amount of time-out is then determined to be the multiplication of the five-bit multiplier value with the resolution. (For example: writing 00001110 in the Watchdog Register = 3x1, or 3 seconds).

Note: Accuracy of timer is within \pm the selected resolution.

If the processor does not reset the timer within the specified period, the M48T37Y/V sets the Watchdog Flag (WDF) and generates a watchdog inter-

rupt or a microprocessor reset. WDF is reset by reading the Flags Register (Address 7FF0h).

Note: User must transition address (or toggle chip enable) to see Flag Bit change.

Reset will not occur unless the addresses are stable at the flag location for at least 15ns while the device is in the READ Mode as shown in [Figure 10.](#), [page 18.](#)

The most significant bit of the Watchdog Register is the Watchdog Steering Bit. When set to a '0,' the watchdog will activate the $\overline{\text{IRQ/FT}}$ pin when timed-out. When WDS is set to a '1,' the watchdog will output a negative pulse on the $\overline{\text{RST}}$ pin for a duration of t_{REC} . The Watchdog Register, the FT Bit, AFE Bit, and ABE Bit will reset to a '0' at the end of a Watchdog time-out when the WDS bit is set to a '1.'

The watchdog timer resets when the microprocessor performs a re-write of the Watchdog Register or an edge transition (low to high / high to low) on the WDI pin occurs. The time-out period then starts over.

The watchdog timer is disabled by writing a value of 00000000 to the eight bits in the Watchdog Register. Should the watchdog timer time-out, a value of 00h needs to be written to the Watchdog Register in order to clear the $\overline{\text{IRQ/FT}}$ pin.

The watchdog function is automatically disabled upon power-down and the Watchdog Register is cleared. If the watchdog function is set to output to the $\overline{\text{IRQ/FT}}$ pin and the frequency test function is activated, the watchdog or alarm function prevails and the frequency test function is denied. The WDI pin should be connected to V_{SS} if not used.

Power-on Reset

The M48T37Y/V continuously monitors V_{CC} . When V_{CC} falls to the power fail detect trip point, the $\overline{\text{RST}}$ pulls low (open drain) and remains low on power-up for t_{REC} after V_{CC} passes V_{PFD} . $\overline{\text{RST}}$ is valid for all V_{CC} conditions. The $\overline{\text{RST}}$ pin is an open drain output and an appropriate resistor to V_{CC} should be chosen to control rise time (see [Figure 14.](#), [page 23.](#))

Programmable Interrupts

The M48T37Y/V provides two programmable interrupts: an alarm and a watchdog. When an interrupt condition occurs, the M48T37Y/V sets the appropriate flag bit in the Flag Register 7FF0h. The interrupt enable bits (AFE and ABE) in 7FF6h and the Watchdog Steering (WDS) Bit in 7FF7h allow the interrupt to activate the $\overline{\text{IRQ}}/\text{FT}$ pin.

The Alarm flag and the $\overline{\text{IRQ}}/\text{FT}$ output are cleared by a READ to the Flags Register. An interrupt condition reset will not occur unless the addresses are stable at the flag location for at least 15ns while the device is in the READ Mode as shown in [Figure 8., page 14.](#)

The $\overline{\text{IRQ}}/\text{FT}$ pin is an open drain output and requires a pull-up resistor (10k Ω recommended) to V_{CC}. The pin remains in the high impedance state unless an interrupt occurs or the Frequency Test Mode is enabled.

Battery Low Flag

The M48T37Y/V automatically performs periodic battery voltage monitoring upon power-up. The Battery Low Flag (BL), Bit D4 of the Flags Register 7FF0h, will be asserted high if the SNAPHAT[®] battery is found to be less than approximately 2.5V. The BL Flag will remain active until completion of battery replacement and subsequent bat-

tery low monitoring tests during the next power-up sequence.

If a battery low is generated during a power-up sequence, this indicates the battery voltage is below 2.5V (approximately), which may be insufficient to maintain data integrity. Data should be considered suspect and verified as correct. A fresh battery should be installed. The SNAPHAT top may be replaced while VCC is applied to the device.

Note: This will cause the clock to lose time during the interval the battery/crystal is removed.

Note: Battery monitoring is a useful technique only when performed periodically. The M48T37Y/V only monitors the battery when a nominal V_{CC} is applied to the device. Thus applications which require extensive durations in the battery back-up mode should be powered-up periodically (at least once every few months) in order for this technique to be beneficial. Additionally, if a battery low is indicated, data integrity should be verified upon power-up via a checksum or other technique.

Initial Power-on Defaults

Upon application of power to the device, the following register bits are set to a '0' state: WDS; BMB0-BMB4; RB0-RB1; AFE; ABE; W; R; and FT (see [Table 7](#)).

Table 7. Default Values

Condition	W	R	FT	AFE	ABE	WATCHDOG Register ⁽¹⁾
Initial Power-up (Battery Attach for SNAPHAT) ⁽²⁾	0	0	0	0	0	0
Subsequent Power-up / RESET ⁽³⁾	0	0	0	0	0	0
Power-down ⁽⁴⁾	0	0	0	1	1	0

Note: 1. WDS, BMB0-BMB4, RBO, RB1.

2. State of other control bits undefined.

3. State of other control bits remains unchanged.

4. Assuming these bits set to '1' prior to power-down.

V_{CC} Noise And Negative Going Transients

I_{CC} transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the V_{CC} bus. These transients can be reduced if capacitors are used to store energy which stabilizes the V_{CC} bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of 0.1μF (as shown in Figure 10) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on V_{CC} that drive it to values below V_{SS} by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, it is recommended to connect a schottky diode from V_{CC} to V_{SS} (cathode connected to V_{CC}, anode to V_{SS}). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.

Figure 10. Supply Voltage Protection




Figure 11. Crystal Accuracy Across Temperature





Figure 12. Clock Calibration



MAXIMUM RATING

Stressing the device above the rating listed in the “Absolute Maximum Ratings” table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is

not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 8. Absolute Maximum Ratings

Symbol	Parameter		Value	Unit
T _A	Ambient Operating Temperature	Grade 1	0 to 70	°C
		Grade 6	-40 to 85	°C
T _{STG}	Storage Temperature (V _{CC} Off, Oscillator Off)	SNAPHAT®	-40 to 85	°C
		SOIC	-55 to 150	°C
T _{SLD} ^(1,2)	Lead Solder Temperature for 10 seconds		260	°C
V _{IO}	Input or Output Voltages	M48T37Y	-0.3 to 7	V
		M48T37V	-0.3 to 4.6	V
V _{CC}	Supply Voltage	M48T37Y	-0.3 to 7	V
		M48T37V	-0.3 to 4.6	V
I _O	Output Current		10	mA
P _D	Power Dissipation		1	W

Note: 1. For SO package, standard (SnPb) lead finish: Reflow at peak temperature of 225°C (total thermal budget not to exceed 180°C for between 90 to 150 seconds).
 2. For SO package, Lead-free (Pb-free) lead finish: Reflow at peak temperature of 260°C (total thermal budget not to exceed 245°C for greater than 30 seconds).

CAUTION: Negative undershoots below -0.3V are not allowed on any pin while in the Battery Back-up mode.
CAUTION: Do NOT wave solder SOIC to avoid damaging SNAPHAT sockets.

DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measure-


ment Conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

Table 9. Operating and AC Measurement Conditions

Parameter	M48T37Y	M48T37V	Unit
Supply Voltage (V_{CC})	4.5 to 5.5	3.0 to 3.6	V
Ambient Operating Temperature (T_A)	Grade 1	0 to 70	°C
	Grade 6	-40 to 85	°C
Load Capacitance (C_L)	100	50	pF
Input Rise and Fall Times	≤ 10	≤ 10	ns
Input Pulse Voltages	0 to 3	0 to 3	V
Input and Output Timing Ref. Voltages	1.5	1.5	V

Note: Output Hi-Z is defined as the point where data is no longer driven.

Figure 13. AC Testing Load Circuit



Note: Excluding open-drain output pins

1. ; 50pF for M48T37V.

Table 10. Capacitance

Symbol	Parameter ^(1,2)	Min	Max	Unit
C_{IN}	Input Capacitance		10	pF
$C_{IO}^{(3)}$	Input / Output Capacitance		10	pF

Note: 1. Effective capacitance measured with power supply at 5V. Sampled only, not 100% tested.

2. At 25°C, $f = 1\text{MHz}$.

3. Outputs deselected.

Table 11. DC Characteristics

Symbol	Parameter	Test Condition ⁽¹⁾	M48T37Y		M48T37V		Unit
			-70		-100		
			Min	Max	Min	Max	
$I_{LI}^{(2)}$	Input Leakage Current	$0V \leq V_{IN} \leq V_{CC}$		±1		±1	µA
$I_{LO}^{(3)}$	Output Leakage Current	$0V \leq V_{OUT} \leq V_{CC}$		±1		±1	µA
I_{CC}	Supply Current	Outputs open		50		33	mA
I_{CC1}	Supply Current (Standby) TTL	$\bar{E} = V_{IH}$		3		2	mA
I_{CC2}	Supply Current (Standby) CMOS	$\bar{E} = V_{CC} - 0.2V$		3		2	mA
V_{IL}	Input Low Voltage		-0.3	0.8	-0.3	0.8	V
V_{IH}	Input High Voltage		2.2	$V_{CC} + 0.3$	2.2	$V_{CC} + 0.3$	V
V_{OL}	Output Low Voltage (standard)	$I_{OL} = 2.1mA$		0.4		0.4	V
	Output Low Voltage (open drain)	$I_{OL} = 10mA$		0.4		0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -1mA$	2.4		2.4		V

Note: 1. Valid for Ambient Operating Temperature: $T_A = 0$ to $70^\circ C$ or -40 to $85^\circ C$; $V_{CC} = 4.5$ to $5.5V$ or 3.0 to $3.6V$ (except where noted).
 2. WDI internally pulled down to VSS through a $100k\Omega$ resistor.
 3. Outputs deselected.

Figure 14. Power Down/Up Mode AC Waveforms




Table 12. Power Down/Up AC Characteristics

Symbol	Parameter ⁽¹⁾	Min	Max	Unit
$t_F^{(2)}$	$V_{PFD} (max)$ to $V_{PFD} (min)$ V_{CC} Fall Time	300		μs
$t_{FB}^{(3)}$	$V_{PFD} (min)$ to V_{SS} V_{CC} Fall Time	10		μs
t_R	$V_{PFD} (min)$ to $V_{PFD} (max)$ V_{CC} Rise Time	10		μs
t_{RB}	V_{SS} to $V_{PFD} (min)$ V_{CC} Rise Time	1		μs
$t_{REC}^{(4)}$	$V_{PFD} (max)$ to \overline{RST} High	40	200	ms

Note: 1. Valid for Ambient Operating Temperature: $T_A = 0$ to $70^\circ C$ or -40 to $85^\circ C$; $V_{CC} = 4.5$ to $5.5V$ or 3.0 to $3.6V$ (except where noted).
 2. $V_{PFD} (max)$ to $V_{PFD} (min)$ fall time of less than t_F may result in deselection/write protection not occurring until $200\mu s$ after V_{CC} passes $V_{PFD} (min)$.
 3. $V_{PFD} (min)$ to V_{SS} fall time of less than t_{FB} may cause corruption of RAM data.
 4. $t_{REC} (min) = 20ms$ for Industrial Temperature Range - Grade 6 device.

Table 13. Power Down/Up Trip Points DC Characteristics


Symbol	Parameter ⁽¹⁾	Min	Typ	Max	Unit	
V_{PFD}	Power-fail Deselect Voltage	M48T37Y	4.2	4.4	4.5	V
		M48T37V	2.7	2.9	3.0	V
V_{SO}	Battery Back-up Switchover Voltage	M48T37Y		V_{BAT}		V
		M48T37V		$V_{PFD} - 100mV$		V
$t_{DR}^{(3)}$	Expected Data Retention Time	Grade 1	5	7		YEARS
		Grade 6	$10^{(2)}$			YEARS

Note: All voltages referenced to V_{SS} .

- Valid for Ambient Operating Temperature: $T_A = 0$ to $70^\circ C$ or -40 to $85^\circ C$; $V_{CC} = 4.5$ to $5.5V$ or 3.0 to $3.6V$ (except where noted).
- Using larger M4T32-BR12SH6 SNAPHAT top (recommended for Industrial Temperature Range - Grade 6 device).
- At $25^\circ C$, $V_{CC} = 0V$.

PACKAGE MECHANICAL INFORMATION

Figure 15. SOH44 – 44-lead Plastic Small Outline, 4-socket SNAPHAT, Package Outline




Note: Drawing is not to scale.

Table 14. SOH44 – 44-lead Plastic Small Outline, 4-socket SNAPHAT, Package Mech. Data

Symb	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A			3.05			0.120
A1		0.05	0.36		0.002	0.014
A2		2.34	2.69		0.092	0.106
B		0.36	0.46		0.014	0.018
C		0.15	0.32		0.006	0.012
D		17.71	18.49		0.697	0.728
E		8.23	8.89		0.324	0.350
e	0.81	–	–	0.032	–	–
eB		3.20	3.61		0.126	0.142
H		11.51	12.70		0.453	0.500
L		0.41	1.27		0.016	0.050
alpha		0°	8°		0°	8°
N	44			44		
CP			0.10			0.004

Figure 16. SH – 4-pin SNAPHAT Housing for 48mAh Battery & Crystal, Package Outline




Note: Drawing is not to scale.

Table 15. SH – 4-pin SNAPHAT Housing for 48mAh Battery & Crystal, Package Mech. Data

Symb	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A			9.78			0.385
A1		6.73	7.24		0.265	0.285
A2		6.48	6.99		0.255	0.275
A3			0.38			0.015
B		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
E		14.22	14.99		0.560	0.590
eA		15.55	15.95		0.612	0.628
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090

Figure 17. SH – 4-pin SNAPHAT Housing for 120mAh Battery & Crystal, Package Outline



Note: Drawing is not to scale.

Table 16. SH – 4-pin SNAPHAT Housing for 120mAh Battery & Crystal, Package Mech. Data

Symb	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A			10.54			0.415
A1		8.00	8.51		0.315	.0335
A2		7.24	8.00		0.285	0.315
A3			0.38			0.015
B		0.46	0.56		0.018	0.022
D		21.21	21.84		0.835	0.860
E		17.27	18.03		0.680	.0710
eA		15.55	15.95		0.612	0.628
eB		3.20	3.61		0.126	0.142
L		2.03	2.29		0.080	0.090

PART NUMBERING

Table 17. Ordering Information Scheme

Example:	M48T	37Y	-70	MH	1	E
Device Type						
M48T						
Supply Voltage and Write Protect Voltage						
37Y = $V_{CC} = 4.5$ to $5.5V$; $V_{PFD} = 4.2$ to $4.5V$						
37V = $V_{CC} = 3.0$ to $3.6V$; $V_{PFD} = 2.7$ to $3.0V$						
Speed						
-70 = 70ns (37Y)						
-10 = 100ns (37V)						
Package						
MH ⁽¹⁾ = SOH44						
Temperature Range						
1 = 0 to 70°C						
6 = -40 to 85°C						
Shipping Method						
blank = Tubes (Not for New Design - Use E)						
E = ECOPACK Package, Tubes						
F = ECOPACK Package, Tape & Reel						
TR = Tape & Reel (Not for New Design - Use F)						

Note: 1. The SOIC package (SOH44) requires the SNAPHAT[®] battery package which is ordered separately under the part number "M4TXX-BR12SH" in plastic tube or "M4TXX-BR12SHTR" in Tape & Reel form (see Table 18).

Caution: Do not place the SNAPHAT battery package "M4TXX-BR12SH" in conductive foam as it will drain the lithium button-cell battery.

For other options, or for more information on any aspect of this device, please contact the ST Sales Office nearest you.

Table 18. SNAPHAT Battery Table

Part Number	Description	Package
M4T28-BR12SH	Lithium Battery (48mAh) SNAPHAT	SH
M4T32-BR12SH	Lithium Battery (120mAh) SNAPHAT	SH

REVISION HISTORY**Table 19. Document Revision History**

Date	Version	Revision Details
December 1999	1.0	First Issue
07-Feb-00	2.0	From Preliminary Data to Data Sheet; Battery Low Flag paragraph changed; 100ns speed class identifier changed (Tables 3, 4)
11-Jul-00	2.1	t _{FB} changed (Table 12); watchdog timer paragraph changed
19-Jun-01	3.0	Reformatted; added temp./voltage info. to tables (Table 10, 11, 3, 4, 12, 13)
06-Aug-01	3.1	Fix text for Setting the Alarm Clock (Figure 8)
15-Jan-02	3.2	Fix footnote numbering (Table 17)
20-May-02	3.3	Modify reflow time and temperature footnote (Table 8)
31-Mar-03	4.0	v2.2 template applied; data retention condition updated (Table 13)
01-Apr-04	5.0	Reformatted; updated with Lead-free package information (Table 8, 17)
08-Feb-06	6.0	New template; updated Lead-free text; fixed DC Characteristics (Table 8, 11, 17)

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com