

4AM15

Silicon N Channel/P Channel Power MOS FET Array

Application

High speed power switching

Features

- Low on-resistance
N Channel : $R_{DS(on)} \leq 0.5\Omega$,
 $V_{GS} = 10V$, $I_D = 2A$
P Channel : $R_{DS(on)} \leq 0.9\Omega$,
 $V_{GS} = -10V$, $I_D = -2A$
- Low drive current
- High speed switching
- High density mounting
- Suitable for H-bridged motor driver




Table 1 Absolute Maximum Ratings (Ta = 25°C)

Item	Symbol	Ratings		
		Nch	Pch	Unit
Drain to source voltage	V_{DSS}	200	-200	V
Gate to source voltage	V_{GSS}	± 20	± 20	V
Drain current	I_D	4	-4	A
Drain peak current	$I_{D(pulse)}^*$	16	-16	A
Body-drain diode reverse drain current	I_{DR}	4	-4	A
Channel dissipation	P_{ch}^{**} ($T_c = 25^\circ C$)	32		W
	P_{ch}^{**}	4.0		W
Channel temperature	T_{ch}	150		$^\circ C$
Storage temperature	T_{stg}	-55 to +150		$^\circ C$

* PW $\leq 10\ \mu s$, duty cycle $\leq 1\ %$

** 4 Device Operation

Table 2 Electrical Characteristics (Ta = 25°C)

Item	Symbol	N Channel					Test conditions
		Min	Typ	Max	Unit		
Drain to source breakdown voltage	V _{(BR)DSS}	200	—	—	V	I _D = 10 mA, V _{GS} = 0	
Gate to source breakdown voltage	V _{(BR)GSS}	±20	—	—	V	I _G = ±100 µA, V _{DS} = 0	
Gate to source leak current	I _{GSS}	—	—	±10	µA	V _{GS} = ±16 V, V _{DS} = 0	
Zero gate voltage drain current	I _{DSS}	—	—	250	µA	V _{DS} = 160 V, V _{GS} = 0	
Gate to source cutoff voltage	V _{GS(off)}	2.0	—	4.0	V	I _D = 1 mA, V _{DS} = 10 V	
Static drain to source on state resistance	R _{DS(on)}	—	0.33	0.5	Ω	I _D = 2 A, V _{GS} = 10 V *	
Forward transfer admittance	y _{fs}	1.5	2.5	—	S	I _D = 2 A V _{DS} = 10 V *	
Input capacitance	C _{iss}	—	750	—	pF	V _{DS} = 10 V	
Output capacitance	C _{oss}	—	260	—	pF	V _{GS} = 0	
Reverse transfer capacitance	C _{rss}	—	40	—	pF	f = 1 MHz	
Turn-on delay time	t _{d(on)}	—	19	—	ns	I _D = 2 A	
Rise time	t _r	—	26	—	ns	V _{GS} = 10 V	
Turn-off delay time	t _{d(off)}	—	45	—	ns	R _L = 15 Ω	
Fall time	t _f	—	24	—	ns		
Body-drain diode forward voltage	V _{DF}	—	1.0	—	V	I _F = 4 A, V _{GS} = 0	
Body-drain diode reverse recovery time	t _{rr}	—	125	—	ns	I _F = 4 A, V _{GS} = 0, dI _F / dt = 100 A / µs	

* Pulse Test

■ See characteristic curve of 2SK1957 and 2SJ410

Table 3 Electrical Characteristics (Ta = 25°C)

Item	Symbol	P Channel					Test conditions
		Min	Typ	Max	Unit		
Drain to source breakdown voltage	V _{(BR)DSS}	-200	—	—	V	I _D = -10 mA, V _{GS} = 0	
Gate to source breakdown voltage	V _{(BR)GSS}	±20	—	—	V	I _G = ±100 µA, V _{DS} = 0	
Gate to source leak current	I _{GSS}	—	—	±10	µA	V _{GS} = ±16 V, V _{DS} = 0	
Zero gate voltage drain current	I _{DSS}	—	—	-250	µA	V _{DS} = -160 V, V _{GS} = 0	
Gate to source cutoff voltage	V _{GS(off)}	-2.0	—	-4.0	V	I _D = -1 mA, V _{DS} = -10 V	
Static drain to source on state resistance	R _{DS(on)}	—	0.7	0.9	Ω	I _D = -2 A, V _{GS} = -10 V *	
Forward transfer admittance	y _{fs}	2.0	3.0	—	S	I _D = -2 A V _{DS} = -10 V *	
Input capacitance	C _{iss}	—	920	—	pF	V _{DS} = -10 V	
Output capacitance	C _{oss}	—	290	—	pF	V _{GS} = 0	
Reverse transfer capacitance	C _{rss}	—	70	—	pF	f = 1 MHz	
Turn-on delay time	t _{d(on)}	—	17	—	ns	I _D = -2 A	
Rise time	t _r	—	40	—	ns	V _{GS} = -10 V	
Turn-off delay time	t _{d(off)}	—	85	—	ns	R _L = 15 Ω	
Fall time	t _f	—	45	—	ns		
Body-drain diode forward voltage	V _{DF}	—	-1.0	—	V	I _F = -4 A, V _{GS} = 0	
Body-drain diode reverse recovery time	t _{rr}	—	170	—	ns	I _F = -4 A, V _{GS} = 0, dI _F / dt = 100 A / µs	

* Pulse Test

