

## 4-BIT SINGLE-CHIP MICROCOMPUTER

### DESCRIPTION

The μPD75512(A) is a 4-bit single-chip microcomputer which employs 75X series architecture, and its performance is comparable to that of an 8-bit microcomputer.

In addition to its high-speed processing capabilities, the μPD75512(A) is also capable of processing data in units of 1, 4, or in 8-bits. With its internally provided A/D converter and serial interface, the μPD75512(A) provides the highest performance in its class.

**Detailed functions are described in the following user's manual. Be sure to read it for designing.**

**μPD75516 User's Manual: IEM-5049**

### FEATURES

- Higher reliability than μPD75512
- Adequate I/O lines: 64  
(can be provided with pull-up/pull-down resistors: 47)
- Built-in 8-bit serial interface: 2-ch  
NEC standard serial bus interface (SBI) internally provided
- Built-in 8-bit A/D converter: 8-ch
- Variable instruction execution time function which is convenient for high-speed operation and power saving
  - 0.95 μs/1.95 μs/15.3 μs (at 4.19 MHz operation),
  - 122 μs (at 32.768 kHz operation)
- Program memory (ROM) size: 12,160 × 8 bits
- Data memory (RAM) size: 512 × 4 bits
- High-performance timer function: 4-ch
  - 8-bit timer/event counter
  - Watch timer
  - 8-bit basic interval timer
  - Timer/pulse generator: Capable of outputting 14-bit PWM
- Clock operation for reduced power consumption possible  
(5 μA TYP. at 3 V operation)
- PROM version (μPD75P516) available

### APPLICATIONS

Switable for automotive and transportation equipments, etc.

The information in this document is subject to change without notice.

**ORDERING INFORMATION**

Part Number	Package	Quality Grade
μPD75512GF(A)-xxx-3B9	80-pin plastic QFP (14 × 20mm)	Special

**Remarks:** xxx is ROM code number.

Please refer to “Quality Grade on NEC Semiconductor Devices” (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

**Difference between μPD75512(A) and μPD75512**

Item		Product	μPD75512(A)	μPD75512
Quality Grade			Special	Standard
Electrical Specifications	Absolute Maximum Ratings	Differ in high-level and low-level output current		
	DC Characteristics	Differ in low-level output voltage		
	A/D Converter Characteristics	Differ in ambient temperature range and absolute accuracy		

μPD75512(A) FUNCTIONS




Item		Function
Internal Memory Size	ROM	12160 × 8 bits
	RAM	512 × 4 bits
General-Purpose Register		(4 bits × 8 or 8 bits × 4) × 4 banks
Instruction Cycle		<ul style="list-style-type: none"> <li>• 0.95 μs/1.91 μs/15.3 μs (Main system clock: at 4.19 MHz)</li> <li>• 122 μs (Subsystem clock: at 32.768 kHz)</li> </ul>
Input/Output Ports	Total	64 lines
	CMOS Inputs	16 lines (also serve as INT, SIO, PPO, analog input; can be pulled up by software: 7 lines)
	CMOS Input/Outputs	28 lines <ul style="list-style-type: none"> <li>• Can be pulled up by software: 16 lines</li> <li>• Can be pulled down by mask option: 4 lines</li> </ul>
	N-ch Open-Drain Input/Outputs	20 lines (10 V withstand voltage; pins that can be pulled up by mask option: 20)
A/D Converter		8-bit resolution × 8 channels (successive approximation type) <ul style="list-style-type: none"> <li>• Operation voltage: V<sub>DD</sub> = 3.5 to 6.0 V</li> </ul>
Timer/Counter		4 channels <ul style="list-style-type: none"> <li>• Timer/event counter</li> <li>• Basic interval timer</li> <li>• Timer/pulse generator (capable of outputting 14-bit PWM)</li> <li>• Watch timer</li> </ul>
Serial Interface		2 channels <ul style="list-style-type: none"> <li>• NEC standard serial bus interface (SBI)/3-line SIO: 1 channel</li> <li>• Normal clock synchronized serial interface (3-line SIO): 1 channel</li> </ul>
Vector Interrupt		External: 3, Internal: 4
Test Input		External: 1, Internal: 1
Instruction Set		<ul style="list-style-type: none"> <li>• Bit data set/reset/test/boolean operation instruction</li> <li>• 4-bit data transfer/operation/increment/decrement /compare instructions</li> <li>• 8-bit data transfer/operation/increment/decrement /compare instructions</li> </ul>
System Clock Generator		<ul style="list-style-type: none"> <li>• Ceramic/crystal oscillator for main system clock: 4.19 MHz</li> <li>• Crystal oscillator for subsystem clock: 32.768 kHz</li> </ul>
Operation Voltage		V <sub>DD</sub> = 2.7 V to 6.0 V
Package		80-pin plastic QFP (14 × 20mm)

## CONTENTS

<b>1. PIN CONFIGURATION .....</b>	<b>6</b>
<b>2. INTERNAL BLOCK DIAGRAM .....</b>	<b>7</b>
<b>3. PIN FUNCTIONS .....</b>	<b>8</b>
3.1 PORT PINS .....	8
3.2 NON-PORT PINS .....	10
3.3 PIN INPUT/OUTPUT CIRCUITS .....	11
3.4 RECOMMENDED CONDITIONS FOR UNUSED PINS .....	14
3.5 MASK OPTION SELECTION .....	15
<b>4. MEMORY CONFIGURATION .....</b>	<b>16</b>
<b>5. PERIPHERAL HARDWARE FUNCTIONS .....</b>	<b>19</b>
5.1 PORT .....	19
5.2 CLOCK GENERATOR CIRCUIT .....	20
5.3 CLOCK OUTPUT CIRCUIT .....	21
5.4 BASIC INTERVAL TIMER .....	22
5.5 WATCH TIMER .....	23
5.6 TIMER/EVENT COUNTER .....	23
5.7 TIMER/PULSE GENERATOR .....	25
5.8 SERIAL INTERFACE .....	26
5.9 A/D CONVERTER .....	30
5.10 BIT SEQUENTIAL BUFFER .....	31
<b>6. INTERRUPT FUNCTIONS .....</b>	<b>31</b>
<b>7. STANDBY FUNCTIONS .....</b>	<b>33</b>
<b>8. RESET FUNCTIONS .....</b>	<b>34</b>
<b>9. INSTRUCTION SET .....</b>	<b>36</b>
<b>10. ELECTRICAL SPECIFICATIONS .....</b>	<b>44</b>
<b>11. PACKAGE DRAWINGS .....</b>	<b>57</b>
<b>12. RECOMMENDED SOLDERING CONDITIONS .....</b>	<b>58</b>

<b>APPENDIX A. FUNCTIONAL DIFFERENCES AMONG <math>\mu</math>PD755XX(A) SERIES PRODUCTS .....</b>	<b>59</b>
<b>APPENDIX B. DEVELOPMENT TOOLS .....</b>	<b>60</b>
<b>APPENDIX C. RELATED DOCUMENTS .....</b>	<b>61</b>


1. PIN CONFIGURATION



IC: Internally Connected (Connect directly to V<sub>ss</sub>)

\*: Power must be supplied to both V<sub>DD</sub> pins.

2. INTERNAL BLOCK DIAGRAM



### 3. PIN FUNCTIONS

#### 3.1 PORT PINS (1/2)

Pin Name	Input/Output	Shared Pin	Function	8-bit I/O	When Reset	Input/Output Circuit Type*
P00	Input	INT4	4-bit input port (PORT0). For P01 to P03, built-in pull-up resistors can be specified in 3-bit units by software.	x	Input	Ⓑ
P01		SCK0				Ⓕ-A
P02		SO0/SB0				Ⓕ-B
P03		SI0/SB1				Ⓜ-C
P10	Input	INT0	4-bit input port (PORT1). Built-in pull-up resistors can be specified by software in 4-bit units.	x	Input	Ⓑ-C
P11		INT1				
P12		INT2				
P13		T10				
P20	Input/output	PTO0	4-bit input/output port (PORT2). Built-in pull-up resistors can be specified by software in 4-bit units.	x	Input	E-B
P21		—				
P22		PCL				
P23		BUZ				
P30	Input/output	—	Programmable 4-bit input/output port (PORT3). Input/output can be specified in bit units. Built-in pull-up resistors can be specified by software in 4-bit unit.	x	Input	E-C
P31		—				
P32		—				
P33		—				
P40 to P43	Input/output	—	N-ch open-drain 4-bit input/output port (PORT4). A pull-up resistor can be provided in bit units (mask option). 10V withstanding voltage in the open-drain mode.	O	High level (when pull-up resistor is provided) or high impedance	M
P50 to P53	Input/output	—	N-ch open-drain 4-bit input/output port (PORT5). A pull-up resistor can be provided in bit units (mask option). 10V withstanding voltage in the open-drain mode.		High level (when pull-up resistor is provided) or high impedance	M
P60	Input/output	KR0	Programmable 4-bit input/output port (PORT6). Input/output can be specified in bit units. Built-in pull-up resistors can be specified by software in 4-bit units.	O	Input	Ⓕ-C
P61		KR1				
P62		KR2				
P63		KR3				

\*: The number enclosed with a circle indicates Schmitt trigger input.

## 3.1 PORT PINS (2/2)

Pin Name	Input/Output	Shared Pin	Function	8-bit I/O	When Reset	Input/Output Circuit Type*
P70	Input/output	KR4	4-bit input/output port (PORT7). Built-in pull-up resistor can be specified in 4-bit units by software.	O	Input	Ⓔ-A
P71		KR5				
P72		KR6				
P73		KR7				
P80	Input	PPO	4-bit input port (PORT8).	x	Input	E
P81		$\overline{\text{SCK1}}$				Ⓕ
P82		SO1				E
P83		SI1				Ⓖ
P90 to P93	Input/output	—	4-bit input/output port (PORT9). Built-in pull-up resistors can be specified in bit units by mask option.	x	Low level (when pull-down resistor is provided) or high impedance	V
P100 to P103	Input/output	—	4-bit input/output port (PORT10).	x	Input	E
P110 to P113	Input/output	—	4-bit input/output port (PORT11).		Input	E
P120 to P123	Input/output	—	N-ch open-drain 4-bit input/output port (PORT12). A pull-up resistor can be provided in bit units (mask option). 10V withstanding voltage in the open-drain mode.	x	High level (when pull-up resistor is provided) or high impedance	M
P130 to P133	Input/output	—	N-ch open-drain 4-bit input/output port (PORT13). A pull-up resistor can be provided in bit units (mask option). 10V withstanding voltage in the open-drain mode.	x	High level (when pull-up resistor is provided) or high impedance	M
P140 to P143	Input/output	—	N-ch open-drain 4-bit input/output port (PORT14). A pull-up resistor can be provided in bit units (mask option). 10V withstanding voltage in the open-drain mode.	x	High level (when pull-up resistor is provided) or high impedance	M
P150 to P153	Input	AN4 to AN7	4-bit input port (PORT15).	x	Input	Y-A

\*: The number enclosed with a circle indicates Schmitt trigger input.

## 3.2 NON-PORT PINS

Pin Name	Input/Output	Shared Pin	Function	When Reset	Input/Output Circuit Type*
TI0	Input	P13	The external event pulse input for the timer/event counter.	—	ⓑ-C
PTO0	Output	P20	Timer/event counter output	Input	E-B
PCL	Output	P22	Clock output	Input	E-B
BUZ	Output	P23	Fixed frequency output (for buzzer output or system clock trimming)	Input	E-B
$\overline{\text{SCK0}}$	Input/output	P01	Serial clock input/output	Input	ⓕ-A
SO0/SB0	Input/output	P02	Serial data output Serial bus input/output	Input	ⓕ-B
SI0/SB1	Input/output	P03	Serial data input Serial bus input/output	Input	Ⓜ-C
INT4	Input	P00	Edge detection vector interrupt input (both rising edge and falling edge detection)	—	ⓑ
INT0	Input	P10	Edge detection vector interrupt input (detection edge selectable)	Synchronized with clock	ⓑ-C
INT1		P11		Asynchronous	
INT2	Input	P12	Edge detection testable input (rising edge detection)	Asynchronous	ⓑ-C
KR0-KR3	Input	P60-P63	Parallel falling edge detection testable input	Input	ⓕ-C
KR4-KR7	Input	P70-P73	Parallel falling edge detection testable input	Input	ⓕ-A
$\overline{\text{SCK1}}$	Input/output	P81	Serial clock input/output	Input	ⓕ
SO1	Output	P82	Serial data output	Input	E
SI1	Input	P83	Serial data input	Input	ⓑ
AN0-AN3	Input	—	A/D converter analog input	—	Y
AN4-AN7		P150-P153			Y-A
AV <sub>REF</sub>	Input	—	A/C converter reference voltage input	—	Z
AV <sub>SS</sub>	—	—	A/D converter reference ground	—	—
X1, X2	Input	—	Pins for connecting the crystal ceramic oscillator to the main system clock generator. When inputting the external clock, input the external clock to pin X1, and the reverse phase of the external clock to pin X2.	—	—
XT1	Input	—	Pins for connecting the crystal oscillator to the subsystem clock generator. When the external clock is used, inputs the external clock to pin XT1. In this case, pin XT2 must be left open.	—	—
XT2	—				
$\overline{\text{RESET}}$	Input	—	System reset input	—	ⓑ
PPO	Output	P80	Timer/pulse generator pulse output	Input	E
IC	—	—	Internally Connected. Connect directly to V <sub>SS</sub> .	—	—
V <sub>DD</sub>	—	—	Positive power supply	—	—
V <sub>SS</sub>	—	—	GND	—	—

\*: The number enclosed with a circle indicates Schmidt trigger input.

3.3 PIN INPUT/OUTPUT CIRCUITS

The following shows a simplified input/output circuit diagram for each pin of the μPD75512(A).




Fig. 3-1 Pin Input/Output Circuits (1/3)




Fig. 3-1 Pin Input/Output Circuits (2/3)




Fig. 3-1 Pin Input/Output Circuits (3/3)

★ 3.4 RECOMMENDED CONDITIONS FOR UNUSED PINS

**Table 3-1 Recommended Conditions for Unused Pins**

Pin	Recommended Conditions
P00/INT4	Connect to V <sub>SS</sub>
P01/ $\overline{\text{SCK0}}$	Connect to V <sub>SS</sub> or V <sub>DD</sub>
P02/SO0/SB0	
P03/SI1/SB1	
P10/INT0-P12/INT2	Connect to V <sub>SS</sub>
P13/TI0	
P20/PTO0	Input state: Connect to V <sub>SS</sub> or V <sub>DD</sub> Output state: Open
P21	
P22/PCL	
P23/BUZ	
P30-P33	
P40-P43	
P50-P53	
P60/KR0-P63/KR3	
P70/KR4-P73/KR7	
P80/PPO	
P81/ $\overline{\text{SCK1}}$	
P82/SO1	
P83/SI1	
P90-P93	Input state: Connect to V <sub>SS</sub> or V <sub>DD</sub> Output state: Open
P100-P103	
P110-P113	
P120-P123	
P130-P133	
P140-P143	
P150/AN4-P153/AN7	Connect to V <sub>SS</sub>
AN0-AN3	
XT1	Connect to V <sub>SS</sub> or V <sub>DD</sub>
XT2	Open
AV <sub>REF</sub>	Connect to V <sub>SS</sub>
AV <sub>SS</sub>	
IC	Connect directly to V <sub>SS</sub>

**3.5 MASK OPTION SELECTION**

The following mask options are provided with the pins.

- (1) Pull-up/pull-down resistor selection

**Table 3-2 Pull-up/Pull-down Resistor Selection**

Pins	Mask Option	
P40-P43 P50-P53 P120-P123 P130-P133 P140-P143	(1) With pull-up resistor (Can be specified in bit units)	(2) Without pull-up resistor (Can be specified in bit units)
P90-P93	(1) With pull-down resistor (Can be specified in bit units)	(2) Without pull-down resistor (Can be specified in bit units)

- (2) Feedback resistor selection for the subsystem clock oscillation




**Table 3-3 Feedback Resistor Selection**

Pins	Mask Option	
XT1, XT2	(1) With feedback resistor (When the subsystem clock is used)	(2) Without feedback resistor (When the subsystem clock is not used)

**Note:** The operation is not affected if the feedback resistor is selected when the subsystem clock is not used. However, the supply current I<sub>DD</sub> is increased.

#### ★ 4. MEMORY CONFIGURATION

- Program memory (ROM) ...  $12160 \times 8$  bits (0000H-2F7FH)
  - 0000H, 0001H : Vector table to which address from which program is started is written after reset
  - 0002H-000DH : Vector table to which address from which program is started is written after interrupt
  - 0020H-007FH: Table area referenced by GETI instruction
  
- Data memory
  - Data area ....  $512 \times 4$  bits (000H-1FFH)
  - Peripheral hardware area ....  $128 \times 4$  bits (F80H-FFFH)



**Remarks:** In addition to the above, branching to an address, for which only the lower 8 bits of the PC are modified, is possible by the BR PCDE and BR PCXA instructions.

**Fig. 4-1 Program Memory Map**




Fig. 4-2 Data Memory Map

5. PERIPHERAL HARDWARE FUNCTIONS



5.1 PORT

I/O ports are classified into following kinds:

- CMOS input (PORTS 0, 1, 8, 15) : 16
- CMOS input/output (PORTS 2, 3, 6, 7, 9, 10, 11) : 28
- N-ch open-drain input/output (PORTS 4, 5, 12, 13, 14) : 20

---

Total : 64

Table 5-1 Port Functions


Port (Pin Name)	Function	Operation/Feature		Remarks
PORT0	4-bit input	Can be read or tested regardless of the operation mode of the shared pin.		Also serves as the INT4, $\overline{SCK0}$ , SO0/SB0, and SI0/SB1 pins
PORT1				Also serves as INT0 to 2, and TIO pins
PORT2	4-bit I/O	Can be specified for I/O in 4-bit units		Also serves as PTO0, PCL and BUZ pins.
PORT3		Can be specified for I/O in 1/4-bit units.		
PORT4	4-bit I/O (N-ch open-drain, can sustain with 10V)	Can be specified for I/O in 4-bit units	Ports 4 and 5 can be paired to I/O data in 8-bit units	Whether or not the internal pull-up resistor is provided can be specified for each bit by mask option
PORT5				
PORT6	4-bit I/O	Can be specified for I/O in 1/4-bit units	Ports 6 and 7 can be paired to I/O data in 8-bit units	Also serves as KR0-3.
PORT7		Can be specified I/O in 4-bit units		Also serves as KR4-7.
PORT8	4-bit input	Can be read or tested regardless of the operation mode of the shared pin.		Also serves as PPO, $\overline{SCK1}$ , SO1, and SI1 pins.
PORT9	4-bit I/O	Can be specified for I/O in 4-bit units.		Whether or not the internal pull-up resistor is provided can be specified for each bit by mask option.
PORT10	4-bit I/O	Can be specified for I/O in 4-bit units.		—
PORT11				
PORT12	4-bit I/O (N-ch open-drain, can sustain with 10V)	Can be specified for I/O in 4-bit units.		Whether or not the internal pull-up resistor is provided can be specified for each bit by mask option.
PORT13				
PORT14				
PORT15	4-bit Input	Can be read or tested regardless of the operation mode of the shared pins		Also serves as AN4-7 pins.

**6.2 CLOCK GENERATOR CIRCUIT**

The operation of the clock generator circuit is determined by the processor clock control register (PCC) and system clock control register (SCC).

This circuit can generate two types of clocks: main system clock and subsystem clock.  
In addition, it can also change the instruction execution time.

- 0.95 μs, 1.91 μs, 15.3 μs (main system clock: 4.19 MHz)
- 122 μs (subsystem clock: 32.768 kHz)



\*: instruction execution.


- Remarks**
- 1: f<sub>x</sub> = Main system clock frequency
  - 2: f<sub>XT</sub> = Subsystem clock frequency
  - 3: Φ = CPU clock
  - 4: PCC: Processor clock control register
  - 5: SCC: System clock control register
  - 6: One clock cycle (t<sub>cy</sub>) of Φ is one machine cycle of an instruction. For t<sub>cy</sub>, refer to AC characteristics in 10. ELECTRICAL SPECIFICATIONS.

**Fig. 5-1 Clock Generator Block Diagram**

**5.3 CLOCK OUTPUT CIRCUIT**

The clock output circuit outputs clock pulse from the P22/PCL pin. This clock pulse is used for the remote control output, peripheral LSIs, etc.

- Clock output (PCL):  $\Phi$ , 524 kHz, 262 kHz, 65.5 kHz (operating at 4.19 MHz)




**Fig. 5-2 Clock Output Circuit Configuration**

*Remarks:* A measures to prevent outputting narrow width pulse when selecting clock output enable/disable is taken.

**5.4 BASIC INTERVAL TIMER**

The basic interval timer has these functions:

- Interval timer operation which generates a reference time interrupt
- Watchdog timer application which detects a program runaway
- Selects the wait time for releasing the standby mode and counts the wait time
- Reads out the count value




\*: Instruction execution

**Fig. 5-3 Basic Interval Timer Configuration**

**5.5 WATCH TIMER**

The μPD75512(A) has a built-in 1-ch watch timer. The watch timer has these functions.

- Sets the test flag (IRQW) with 0.5 sec interval.  
The standby mode can be released by IRQW.
- 0.5 second interval can be generated either from the main system clock or subsystem clock.
- Time interval can be advanced to 128 times faster (3.91 ms) by setting the fast mode. This is convenient for program debugging, test, etc.
- Fixed frequency (2.048 kHz) can be output to the P23/BUZ pin. This can be used for beep and system clock frequency trimming.
- The frequency divider circuit can be cleared so that zero second watch start is possible.




**Remarks:** ( ) is for  $f_x = 4.194304$  MHz,  $f_{xT} = 32.768$  kHz.

**Fig. 5-4 Watch Timer Block Diagram**

**5.6 TIMER/EVENT COUNTER**

The μPD75512(A) has a built-in 1-ch timer/event counter. The timer/event counter has these functions:

- Programmable interval timer operation
- Outputs square-wave signal of an arbitrary frequency to the PTO0 pin.
- Event counter operation
- Divides the T10 pin input in N and outputs to the PTO0 pin (frequency divider operation).
- Supplies serial shift clock to the serial interface circuit.
- Count condition read out function



\*:Instruction execution

Fig. 5-5 Timer/Event Counter Block Diagram


**5.7 TIMER/PULSE GENERATOR**

The μPD75512(A) contains a timer/pulse generator, that can be used as the timer or the pulse generator. Timer/pulse generator has the following functions.


- (a) Function, when used in the timer mode
  - 8-bit interval timer operation (IRQTPG generation), for which the clock source can be changed in 5 steps.
  - Square waveform output to the PPO pin
- (b) Function, when used in the PWM pulse generation mode
  - 14-bit accuracy PWM pulse output to PPO pin (can be used as a D/A converter for electronics tuning).
  - Fixed time interval interrupt generation ( $2^{15}/f_x = 7.81\text{ms}$ :  $f_x = 4.19\text{ MHz}$ )

When no pulse output is required, the PPO pin can be used as 1-bit output port.

**Note:** When setting the STOP mode, if the timer pulse generator is in operating mode, erroneous operation may occur. Therefore, the timer/pulse generator must be set in no-operation state by the mode register, before setting the STOP mode.



**Fig. 5-6 Timer/Pulse Generator Block Diagram (Timer Mode)**



**Fig. 5-7 Timer/Pulse Generator Block Diagram (PWM Pulse Generation Mode)**

**5.8 SERIAL INTERFACE**

The μPD75512(A) is provided with two serial interface channels. Table 5-2 indicates differences between channel 0 and channel 1.

**Table 5-2 Differences Between Channel 0 and Channel 1**

Serial Transfer Mode, Function		Channel 0	Channel 1
3-Line Serial I/O	Clock Selection	$f_x/2^4$ , $f_x/2^3$ , TOUT F/F, external clock	$f_x/2^4$ , $f_x/2^3$ external clock
	Transfer Method	MSB first/LSB first selectable	MSB first
	Transfer Completion Flag	Serial transfer completion interrupt request flag (IROCSI0)	Serial transfer completion flag (EOT)
2-Line Serial I/O		Usable	Unprovided
Serial Bus Interface (SBI)			

(1) Serial interface function (Channel 0)

The μPD75512(A) is equipped with the following four modes:

- Operation stop mode
- Three-line serial I/O mode
- Two-line serial I/O mode
- SBI mode (serial bus interface mode)




Fig. 5-8 Serial Interface (Channel 0) Block Diagram

(2) Serial interface (Channel 1) configuration

$\mu$ PD75512(A) serial interface (channel 1) has following two modes.

- Operation stop mode
- 3-line serial I/O mode





Fig. 5-9 Serial Interface (Channel 1) Block Diagram

**5.9 A/D CONVERTER**

The μPD75512(A) is provided with an 8-bit resolution analog-to-digital (A/D) converter with eight channels of analog inputs (AN0-AN7).


This A/D converter is of a successive approximation type.



**Fig. 5-10 Block Diagram of A/D Converter**

**5.10 BIT SEQUENTIAL BUFFER ..... 16 BITS**

The bit sequential buffer is a data memory specifically provided for bit manipulation. With this buffer, addresses and bit specifications can be sequentially up-dated in bit manipulation operation. Therefore, this buffer is very useful for processing long data in bit units.



*Remarks:* For the pmem.@L addressing, the specification bit is shifted according to the L register.

**Fig. 5-11 Bit Sequential Buffer Format**

**6. INTERRUPT FUNCTIONS**

The μPD75512(A) has 7 different interrupt sources and multiplexed interrupt with priority order. In addition to that, the μPD75512 is also provided with two types of test sources, of which INT2 has two types of edge detection testable inputs.

The interrupt control circuit of the μPD75512(A) has these functions:

- Hardware controlled vector interrupt function which can control whether or not to accept an interrupt by using the interrupt flag (IE<sub>xxx</sub>) and interrupt master enable flag (IME).
- The interrupt start address can be arbitrarily set.
- Interrupt request flag (IRQ<sub>xxx</sub>) test function (an interrupt generation can be confirmed by means of software).
- Standby mode release (Interrupts to be released can be selected by the interrupt enable flag).




Fig. 6-1 Interrupt Control Block Diagram

7. STANDBY FUNCTIONS

In order to fully exploit the μPD75512(A) low power dissipation, CPU operation can be stopped by setting the unit to the standby mode, thus, further reducing power dissipation. The μPD75512(A) features two standby modes, a STOP mode and a HALT mode.

**Table 7-1 Status in Standby Mode**

Item \ Mode		STOP Mode	HALT Mode
Instruction for Setting		STOP instruction	HALT instruction
System Clock at the Time of Setting		Can be set only when operating on the main system clock	Can be set when operating either on the main system clock or the subsystem clock
Operation Status	Clock Oscillator	Only the main system clock can stop its operation.	Only the CPU clock $\Phi$ stops its operation. (oscillation continues)
	Basic Interval Timer	Does not operate	Operates (Sets IRQBT with the reference time interval)
	Serial Interface (Channel 0)	Can operate only when the external SCK0 input is selected as the serial clock	Operates when the timer system clock is operating or external SCK0 is selected
	Serial Interface (Channel 1)	Can operate only when the external SCK1 input is selected as the serial clock	Operates only when the main system clock is operating
	Timer/Event Counter	Can only operate when the T10 pin input is selected as system clock	Operates only when the main system clock is operating
	Clock Timer	Operates when f <sub>XT</sub> is selected as the count clock	Can operate
	A/D Converter	Does not operate	Operates only when the main system clock is operating
	Timer/Pulse Generator	Does not operate	Operates only when the main system clock is operating
	Timer/Pulse Generator	INT1, INT2, and INT4 can operate, but INT0 cannot operate	
	CPU	Does not operate	
Release Signal		An interrupt request signal from a piece of hardware, whose operation is enabled by the interrupt enable flag, or the RESET signal input	

8. RESET FUNCTIONS

When the  $\overline{\text{RESET}}$  signal is input, the μPD75512(A) is reset and each hardware is initialized as indicated in Table 8-1. Fig. 8-1 shows the reset operation timing.




Fig. 8-1 Reset Operation by  $\overline{\text{RESET}}$  Input

Table 8-1 Status of Each Hardware after Reset (1/2)

Hardware		$\overline{\text{RESET}}$ Input in Standby Mode	$\overline{\text{RESET}}$ Input during Operation
Program Counter (PC)		The contents of the lower 6 bits of address 0000H of the program memory are set to PC13-8, and the contents of address 0001H are set to PC7-0.	Same as left
PSW	Carry Flag (CY)	Retained	Undefined
	Skip Flag (SK0-2)	0	0
	Interrupt Status Flag (IST0, 1)	0	0
	Bank Enable Flag (MBE, RBE)	The contents of bit 6 of address 0000H of the program memory are set to RBE and those of bit 7 are set to MBE.	Same as left
Stack Pointer (SP)		Undefined	Undefined
Data Memory (RAM)		Retained *	Undefined
General-Purpose Register (X, A, H, L, D, E, B, C)		Retained	Undefined
Bank Selection Register (MBS, RBS)		0, 0	0, 0
Basic Interval Timer	Counter (BT)	Undefined	Undefined
	Mode Register (BTM)	0	0
Timer/Event Counter	Counter (T0)	0	0
	Modulo Register (TMOD0)	FFH	FFH
	Mode Register (TM0)	0	0
	TOE0, TOUT F/F	0, 0	0, 0
Timer/Pulse Generator	Modulo Register	Retained	Retained
	Mode Register	0	0
Watch Timer	Mode Register (WM)	0	0

\*: Data of address 0F8H to 0FDH of the data memory becomes undefined when a  $\overline{\text{RESET}}$  signal is input.

**Table 8-1 Status of Each Hardware after Reset (2/2)**

	Hardware	$\overline{\text{RESET}}$ Input in Standby Mode	$\overline{\text{RESET}}$ Input during Operation
Serial Interface (Channel 0)	Shift Register (SIO0)	Retained	Undefined
	Operation Mode Register (CSIM0)	0	0
	SBI Control Register (SBIC)	0	0
	Slave Address Register (SVA)	Retained	Undefined
	P01/SCK0 Output Latch	1	1
A/D Converter	Mode Register (ADM), EOC	04H (EOC = 1)	04H (EOC = 1)
	SA Register	7FH	7FH
Clock Generator, Clock Output Circuit	Processor Clock Control Register (PCC)	0	0
	System Clock Control Register (SCC)	0	0
	Clock Output Mode Register (CLOM)	0	0
Serial Interface (Channel 1)	Shift Register (SIO1)	Retained	Undefined
	Operation Mode Register 1 (CSIM1)	0	0
	Serial Transfer End Flag (EOT)	0	0
Interrupt Function	Interrupt Request Flag (IRQxxx)	Reset (0)	Reset (0)
	Interrupt Enable Flag (IExxx)	0	0
	Interrupt Master Enable Flag (IME)	0	0
	INT0, INT1, INT2 Mode Registers (IM0, 1, 2)	0, 0, 0	0, 0, 0
Digital Port	Output Buffer	Off	Off
	Output Latch	Clear (0)	Clear (0)
	Input/Output Mode Register (PMGA, B, C)	0	0
	Pull-Up Resistor Specification Register (POGA)	0	0
Bit Sequential Buffer (BSB0-3)		Retained	Undefined

## 9. INSTRUCTION SET

### (1) Operand representation and description

Describe one or more operands in the operand field of each instruction according to the operand representation and description methods of the instruction (for details, refer to RA75X Assembler Package User's Manual - Language (EEU-730)). With some instructions, only one operand should be selected from several operands. The uppercase characters, +, and – are keywords and must be described as is.

Describe an appropriate numeric value or label as immediate data.

Representation	Description
reg reg1	X, A, B, C, D, E, H, L X, B, C, D, E, H, L
rp rp1 rp2 rp' rp'1	XA, BC, DE, HL BC, DE, HL BC, DE XA, BC, DE, HL, XA', BC', DE', HL' BC, DE, HL, XA', BC', DE', HL'
rpa rpa1	HL, HL+, HL–, DE, DL DE, DL
n4 n8	4-bit immediate data or label 8-bit immediate data or label
mem bit	8-bit immediate data or label* 2-bit immediate data or label
fmem pmem	FB0H to FBFH, FF0H to FFFH immediate data or label FC0H to FFFH immediate data or label
addr caddr faddr	0000H to 2F7FH immediate data or label 12-bit immediate data or label 11-bit immediate data or label
taddr	20H to 7FH immediate data (where bit0 = 0) or label
PORTn IExxx RBn MBn	PORT0 to PORT15 IEBT, IECS10, IET0, IE0, IE1, IE2, IE4, IEW, IETPG RB0-RB3 MB0, MB1, MB15

\*: Only even addresses can be described in mem when processing 8-bit data.

## (2) Legend of operation field

A	: A register; 4-bit accumulator
B	: B register; 4-bit accumulator
C	: C register; 4-bit accumulator
D	: D register; 4-bit accumulator
E	: E register; 4-bit accumulator
H	: H register; 4-bit accumulator
L	: L register; 4-bit accumulator
X	: X register; 4-bit accumulator
XA	: Register pair (XA); 8-bit accumulator
BC	: Register pair (BC); 8-bit accumulator
DE	: Register pair (DE); 8-bit accumulator
HL	: Register pair (HL); 8-bit accumulator
XA'	: Expanded register pair (XA')
BC'	: Expanded register pair (BC')
DE'	: Expanded register pair (DE')
HL'	: Expanded register pair (HL')
PC	: Program counter
SP	: Stack pointer
CY	: Carry flag; or bit accumulator
PSW	: Program status word
MBE	: Memory bank enable flag
RBE	: Register bank enable flag
PORT <sub>n</sub>	: Port n (n = 0 to 15)
IME	: Interrupt mask enable flag
IPS	: Interrupt priority selector register
IE <sub>xxx</sub>	: Interrupt enable flag
RBS	: Memory bank selector register
MBS	: Memory bank selector register
PCC	: Processor clock control register
·	: Delimiter of address and bit
(xx)	: Contents addressed by xx
xxH	: Hexadecimal data

(3) Symbols in addressing area field

*1	MB = MBE · MBS (MBS = 0, 1, 15)	
*2	MB = 0	
*3	MBE = 0 : MB = 0 (00H-7FH) MB = 15 (80H-FFH) MBE = 1 : MB = MBS (MBS = 0, 1, 15)	
*4	MB = 15, fmem = FB0H-FBFH, FF0H-FFFH	
*5	MB = 15, pmem = FC0H-FFFH	
*6	addr = 0000H-2F7FH	
*7	addr = (Current PC) - 15 to (Current PC) - 1 (Current PC) + 2 to (Current PC) + 16	
*8	caddr = 0000H-0FFFH (PC <sub>13, 12</sub> = 00B) or 1000H-1F7FH (PC <sub>13, 12</sub> = 01B) or 2000H-2F7FH (PC <sub>13, 12</sub> = 10B)	
*9	faddr = 0000H-07FFH	
*10	taddr = 0020H-007FH	

- Remarks**
- 1: MB indicates memory bank that can be accessed.
  - 2: In \*2, MB = 0 regardless of MBE and MBS.
  - 3: In \*4 and \*5, MB = 15 regardless of MBE and MBS.
  - 4: \*6 to \*10 indicate areas that can be addressed.

(4) Machine cycle field

In this field, S indicates the number of machine cycles required when an instruction having a skip function skips. The value of S varies as follows:

- When no instruction is skipped ..... S = 0
- When 1-byte or 2-byte instruction is skipped ..... S = 1
- When 3-byte instruction (BR ! addr or CALL ! addr) is skipped ..... S = 2

*Note* : The GETI instruction is skipped in one machine cycle.

One machine cycle equals to one cycle of the CPU clock  $\Phi$ , (=tc $\gamma$ ), and can be changed in three steps depending on the setting of the processor clock control register (PCC).

Instructions	Mne- monics	Operand	Bytes	Ma- chine Cyc- les	Operation	Ad- dress- ing Area	Skip Conditions
Transfer	MOV	A, #n4	1	1	$A \leftarrow n4$		String effect A
		reg1, #n4	2	2	$reg1 \leftarrow n4$		
		XA, #n8	2	2	$XA \leftarrow n8$		String effect A
		HL, #n8	2	2	$HL \leftarrow n8$		String effect B
		rp2, #n8	2	2	$rp2 \leftarrow n8$		
		A, @HL	1	1	$A \leftarrow (HL)$	*1	
		A, @HL+	1	2+S	$A \leftarrow (HL)$ , then $L \leftarrow L+1$	*1	L = 0
		A, @HL-	1	2+S	$A \leftarrow (HL)$ , then $L \leftarrow L-1$	*1	L = FH
		A, @rpa1	1	1	$A \leftarrow (rpa1)$	*2	
		XA, @HL	2	2	$XA \leftarrow (HL)$	*1	
		@HL, A	1	1	$(HL) \leftarrow A$	*1	
		@HL, XA	2	2	$(HL) \leftarrow XA$	*1	
		A, mem	2	2	$A \leftarrow (mem)$	*3	
		XA, mem	2	2	$XA \leftarrow (mem)$	*3	
		mem, A	2	2	$(mem) \leftarrow A$	*3	
		mem, XA	2	2	$(mem) \leftarrow XA$	*3	
		A, reg	2	2	$A \leftarrow reg$		
		XA, rp'	2	2	$XA \leftarrow rp'$		
		reg1, A	2	2	$reg1 \leftarrow A$		
		rp'1, XA	2	2	$rp'1 \leftarrow XA$		
	XCH	A, @HL	1	1	$A \leftrightarrow (HL)$	*1	
		A, @HL+	1	2+S	$A \leftarrow (HL)$ , then $L \leftarrow L+1$	*1	L = 0
		A, @HL-	1	2+S	$A \leftarrow (HL)$ , then $L \leftarrow L-1$	*1	L = FH
		A, @rpa1	1	1	$A \leftrightarrow (rpa1)$	*2	
		XA, @HL	2	2	$XA \leftrightarrow (HL)$	*1	
		A, mem	2	2	$A \leftrightarrow (mem)$	*3	
		XA, mem	2	2	$XA \leftrightarrow (mem)$	*3	
		A, reg1	1	1	$A \leftrightarrow reg1$		
XA, rp'	2	2	$XA \leftrightarrow rp'$				
Table Reference	MOVT	XA, @PCDE	1	3	$XA \leftarrow (PC_{13-8}+DE)_{ROM}$		
		XA, @PCXA	1	3	$XA \leftarrow (PC_{13-8}+XA)_{ROM}$		

Instruc- tions	Mne- monics	Operand	Bytes	Ma- chine Cyc- les	Operation	Ad- dress- ing Area	Skip Conditions
Bit Transfer	MOV1	CY, fmem.bit	2	2	$CY \leftarrow (\text{fmem.bit})$	*4	
		CY, pmem.@L	2	2	$CY \leftarrow (\text{pmem}_{7-2} + L_{3-2}.\text{bit}(L_{1-0}))$	*5	
		CY, @H+mem. bit	2	2	$CY \leftarrow (\text{H+mem}_{3-0}.\text{bit})$	*1	
		fmem.bit, CY	2	2	$(\text{fmem.bit}) \leftarrow CY$	*4	
		pmem.@L, CY	2	2	$(\text{pmem}_{7-2} + L_{3-2}.\text{bit}(L_{1-0})) \leftarrow CY$	*5	
		@H+mem.bit, CY	2	2	$(\text{H+mem}_{3-0}.\text{bit}) \leftarrow CY$	*1	
Arithme- tic Opera- tion	ADDS	A,#n4	1	1+S	$A \leftarrow A+n4$		carry
		XA,#n8	2	2+S	$XA \leftarrow XA+n8$		carry
		A,@HL	1	1+S	$A \leftarrow A+(\text{HL})$	*1	carry
		XA,rp'	2	2+S	$XA \leftarrow XA+rp'$		carry
		rp'1,XA	2	2+S	$rp'1 \leftarrow rp'1+XA$		carry
	ADDC	A,@HL	1	1	$A,CY \leftarrow A+(\text{HL})+CY$	*1	
		XA,rp'	2	2	$XA,CY \leftarrow XA+rp'+CY$		
		rp'1,XA	2	2	$rp'1,CY \leftarrow rp'1+XA+CY$		
	SUBS	A,@HL	1	1+S	$A \leftarrow A-(\text{HL})$	*1	borrow
		XA,rp'	2	2+S	$XA \leftarrow XA-rp'$		borrow
		rp'1,XA	2	2+S	$rp'1 \leftarrow rp'1-XA$		borrow
	SUBC	A,@HL	1	1	$A,CY \leftarrow A-(\text{HL})-CY$	*1	
		XA,rp'	2	2	$XA,CY \leftarrow XA-rp'-CY$		
		rp'1,XA	2	2	$rp'1,CY \leftarrow rp'1-XA-CY$		
	AND	A,#n4	2	2	$A \leftarrow A \wedge n4$		
		A,@HL	1	1	$A \leftarrow A \wedge (\text{HL})$	*1	
		XA,rp'	2	2	$XA \leftarrow XA-rp'$		
		rp'1,XA	2	2	$rp'1 \leftarrow rp'1 \wedge XA$		
	OR	A,#n4	2	2	$A \leftarrow A \vee n4$		
		A,@HL	1	1	$A \leftarrow A \vee (\text{HL})$	*1	
		XA,rp'	2	2	$XA \leftarrow XA \vee rp'$		
		rp'1,XA	2	2	$rp'1 \leftarrow rp'1 \vee XA$		
	XOR	A,#n4	2	2	$A \leftarrow A \vee n4$		
		A,@HL	1	1	$A \leftarrow A \vee (\text{HL})$	*1	
XA,rp'		2	2	$XA \leftarrow XA \vee rp'$			
rp'1,XA		2	2	$rp'1 \leftarrow rp'1 \vee XA$			

Instructions	Mne-monics	Operand	Bytes	Ma-chine Cycles	Operation	Ad-dress-ing Area	Skip Conditions
Accumulator Manipulation	RORC	A	1	1	$CY \leftarrow A_0, A_3 \leftarrow CY, A_{n-1} \leftarrow A_n$		
	NOT	A	2	2	$A \leftarrow \overline{A}$		
Increment/Decrement	INCS	reg	1	1+S	$reg \leftarrow reg+1$		reg = 0
		rp1	1	1+S	$rp1 \leftarrow rp1+1$		rp1 = 00H
		@HL	2	2+S	$(HL) \leftarrow (HL)+1$	*1	(HL) = 0
		mem	2	2+S	$(mem) \leftarrow (mem)+1$	*3	(mem) = 0
	DECS	reg	1	1+S	$reg \leftarrow reg-1$		reg = FH
rp'		2	2+S	$rp' \leftarrow rp'-1$		rp' = FFH	
Comparison	SKE	reg,#n4	2	2+S	Skip if reg = n4		reg = n4
		@HL,#n4	2	2+S	Skip if (HL) = n4	*1	(HL) = n4
		A,@HL	1	1+S	Skip if A = (HL)	*1	A = (HL)
		XA,@HL	2	2+S	Skip if XA = (HL)	*1	XA = (HL)
		A,reg	2	2+S	Skip if A = reg		A = reg
		XA,rp'	2	2+S	Skip if XA = rp'		XA = rp'
Carry Flag Manipulation	SET1	CY	1	1	$CY \leftarrow 1$		
	CLR1	CY	1	1	$CY \leftarrow 0$		
	SKT	CY	1	1+S	Skip if CY = 1		CY = 1
	NOT1	CY	1	1	$CY \leftarrow \overline{CY}$		

Instruc-tions	Mne-monics	Operand	Bytes	Ma-chine Cyc-les	Operation	Ad-dress-ing Area	Skip Conditions
Memory/Bit Manipu-lation	SET1	mem.bit	2	2	(mem.bit) ← 1	*3	
		fmem.bit	2	2	(fmem.bit) ← 1	*4	
		pmem.@L	2	2	(pmem <sub>7-2</sub> + L <sub>3-2</sub> .bit(L <sub>1-0</sub> )) ← 1	*5	
		@H+mem.bit	2	2	(H + mem <sub>3-0</sub> .bit) ← 1	*1	
	CLR1	mem.bit	2	2	(mem.bit) ← 0	*3	
		fmem.bit	2	2	(fmem.bit) ← 0	*4	
		pmem.@L	2	2	(pmem <sub>7-2</sub> + L <sub>3-2</sub> .bit(L <sub>1-0</sub> )) ← 0	*5	
		@H+mem.bit	2	2	(H+mem <sub>3-0</sub> .bit) ← 0	*1	
	SKT	mem.bit	2	2+S	Skip if (mem.bit) = 1	*3	(mem.bit) = 1
		fmem.bit	2	2+S	Skip if (fmem.bit) = 1	*4	(fmem.bit) = 1
		pmem.@L	2	2+S	Skip if (pmem <sub>7-2</sub> +L <sub>3-2</sub> .bit (L <sub>1-0</sub> )) = 1	*5	(pmem.@L) = 1
		@H+mem.bit	2	2+S	Skip if (H + mem <sub>3-0</sub> .bit) = 1	*1	(@H+mem.bit) = 1
	SKF	mem.bit	2	2+S	Skip if (mem.bit) = 0	*3	(mem.bit) = 0
		fmem.bit	2	2+S	Skip if (fmem.bit) = 0	*4	(fmem.bit) = 0
		pmem.@L	2	2+S	Skip if (pmem <sub>7-2</sub> + L <sub>3-2</sub> .bit (L <sub>1-0</sub> )) = 0	*5	(pmem.@L) = 0
		@H+mem.bit	2	2+S	Skip if (H + mem <sub>3-0</sub> .bit) = 0	*1	(@H+mem.bit) = 0
	SKTCLR	fmem.bit	2	2+S	Skip if (fmem.bit) = 1 and clear	*4	(fmem.bit) = 1
		pmem.@L	2	2+S	Skip if (pmem <sub>7-2</sub> +L <sub>3-2</sub> .bit (L <sub>1-0</sub> )) = 1 and clear	*5	(pmem.@L) = 1
		@H+mem.bit	2	2+S	Skip if (H+mem <sub>3-0</sub> .bit) = 1 and clear	*1	(@H+mem.bit) = 1
	AND1	CY,fmem.bit	2	2	CY ← CY ∧ (fmem.bit)	*4	
		CY,pmem.@L	2	2	CY ← CY ∧ (pmem <sub>7-2</sub> +L <sub>3-2</sub> .bit(L <sub>1-0</sub> ))	*5	
		CY,@H+mem.bit	2	2	CY ← CY ∧ (H+mem <sub>3-0</sub> .bit)	*1	
	OR1	CY,fmem.bit	2	2	CY ← CY ∨ (fmem.bit)	*4	
		CY,pmem.@L	2	2	CY ← CY ∨ (pmem <sub>7-2</sub> +L <sub>3-2</sub> .bit (L <sub>1-0</sub> ))	*5	
CY,@H+mem.bit		2	2	CY ← CY ∨ (H+mem <sub>3-0</sub> .bit)	*1		
XOR1	CY,fmem.bit	2	2	CY ← CY ⊕ (fmem.bit)	*4		
	CY,pmem.@L	2	2	CY ← CY ⊕ (pmem <sub>7-2</sub> +L <sub>3-2</sub> .bit (L <sub>1-0</sub> ))	*5		
	CY,@H+mem.bit	2	2	CY ← CY ⊕ (H+mem <sub>3-0</sub> .bit)	*1		
Branch	BR	addr	—	—	PC <sub>13-0</sub> ← addr (The most suitable instruction is selectable from among BR !addr, BRCB !caddr, and BR \$addr depending on the assembler.)	*6	
		!addr	3	3	PC <sub>13-0</sub> ← addr	*6	
		\$addr	1	2	PC <sub>13-0</sub> ← addr	*7	
	BRCB	!caddr	2	2	PC <sub>13-0</sub> ← PC <sub>13,12</sub> +caddr <sub>11-0</sub>	*8	
	BR	PCDE	2	3	PC <sub>13-0</sub> ← PC <sub>13-8</sub> +DE		
		PCXA	2	3	PC <sub>13-0</sub> ← PC <sub>13-8</sub> +XA		

Instructions	Mne-monics	Operand	Bytes	Machine Cycles	Operation	Addressing Area	Skip Conditions
Subroutine/ Stack Control	CALL	laddr	3	3	(SP-4)(SP-1)(SP-2) ← PC <sub>11-0</sub> (SP-3) ← MBE, RBE, PC <sub>13,12</sub> PC <sub>13-0</sub> ← addr, SP ← SP-4	*6	
	CALLF	lfaddr	2	2	(SP-4)(SP-1)(SP-2) ← PC <sub>11-0</sub> (SP-3) ← MBE, RBE, PC <sub>13,12</sub> PC <sub>13-0</sub> ← 00, faddr, SP ← SP-4	*9	
	RET		1	3	MBE, RBE, PC <sub>13,12</sub> ← (SP+1) PC <sub>11-0</sub> ← (SP)(SP+3)(SP+2) SP ← SP+4		
	RETS		1	3+S	MBE, RBE, PC <sub>13,12</sub> ← (SP+1) PC <sub>11-0</sub> ← (SP)(SP+3)(SP+2) SP ← SP+4, then skip unconditionally		Undefined
	RETI		1	3	PC <sub>13,12</sub> ← (SP+1) PC <sub>11-0</sub> ← (SP)(SP+3)(SP+2) PSW ← (SP+4)(SP+5), SP ← SP+6		
	PUSH	rp	1	1	(SP-1)(SP-2) ← rp, SP ← SP-2		
		BS	2	2	(SP-1) ← MBS, (SP-2) ← RBS, SP ← SP-2		
	POP	rp	1	1	rp ← (SP+1)(SP), SP ← SP+2		
BS		2	2	MBS ← (SP+1), RBS ← (SP), SP ← SP+2			
Interrupt Control	EI		2	2	IME (IPS.3) ← 1		
		IE <sub>xxx</sub>	2	2	IE <sub>xxx</sub> ← 1		
	DI		2	2	IME (IPS.3) ← 0		
		IE <sub>xxx</sub>	2	2	IE <sub>xxx</sub> ← 0		
I/O	IN *1	A,PORT <sub>n</sub>	2	2	A ← PORT <sub>n</sub> (n = 0-15)		
		XA,PORT <sub>n</sub>	2	2	XA ← PORT <sub>n+1</sub> ,PORT <sub>n</sub> (n = 4, 6)		
	OUT *1	PORT <sub>n</sub> ,A	2	2	PORT <sub>n</sub> ← A (n = 2-7, 9-14)		
		PORT <sub>n</sub> ,XA	2	2	PORT <sub>n+1</sub> ,PORT <sub>n</sub> ← XA (n = 4, 6)		
CPU Control	HALT		2	2	Set HALT Mode (PCC.2 ← 1)		
	STOP		2	2	Set STOP Mode (PCC.3 ← 1)		
	NOP		1	1	No Operation		
Special	SEL	RB <sub>n</sub>	2	2	RBS ← n (n = 0-3)		
		MB <sub>n</sub>	2	2	MBS ← n (n = 0, 1, 15)		
	GETI *2	taddr	1	3	· Where TBR instruction, PC <sub>13-0</sub> ← (taddr) <sub>4-0</sub> +(taddr+1) · Where TCALL instruction, (SP-4)(SP-1)(SP-2) ← PC <sub>11-0</sub> (SP-3) ← MBE, RBE, PC <sub>13,12</sub> PC <sub>13-0</sub> ← (taddr) <sub>5-0</sub> +(taddr+1) SP ← SP-4 · Except for TBR and TCALL instructions, Instruction execution of (taddr)(taddr+1)	*10	Depends on referenced instruction

\*1: When executing the IN/OUT instruction, MBE = 0, or MBE = 1, and MBS = 15.

\*2: The TBR, and TCALL instructions are the assembler pseudo-instructions for the table definition of GETI instruction.

10. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS (T<sub>a</sub> = 25°C)

Parameter	Symbol	Conditions		Ratings	Unit
Supply Voltage	V <sub>DD</sub>			-0.3 to +7.0	V
Input Voltage	V <sub>I1</sub>	Other than ports 4, 5, 12-14		-0.3 to V <sub>DD</sub> +0.3	V
	V <sub>I2</sub>	Ports 4, 5, 12-14	w/pull-up resistor	-0.3 to V <sub>DD</sub> +0.3	v
			Open drain	-0.3 to +11	V
Output Voltage	V <sub>O</sub>			-0.3 to V <sub>DD</sub> +0.3	V
High-Level Output Current	I <sub>OH</sub> *	1 pin	Peak	-10	mA
			rms	-5	mA
		All pins	Peak	-30	mA
			rms	-15	mA
Low-Level Output Current	I <sub>OL</sub> *	1 pin	Peak	10	mA
			rms	5	mA
		Total of ports 0, 2, 3, 4	Peak	100	mA
			rms	60	mA
		Total of ports 5-11	Peak	100	mA
			rms	60	mA
		Total of ports 12-14	Peak	40	mA
			rms	25	mA
Operating Temperature	T <sub>opt</sub>			-40 to +85	°C
Storage Temperature	T <sub>stg</sub>			-65 to +150	°C

\*: rms = Peak value × √Duty

OPERATING SUPPLY VOLTAGE




Parameter		Symbol	Conditions	MIN.	MAX.	Unit
A/D Converter	Supply voltage	V <sub>DD</sub>		3.5	6.0	V
	Ambient temperature	T <sub>a</sub>		-40	+85	°C
Timer/Pulse Generator	Supply voltage	V <sub>DD</sub>		4.5	6.0	V
	Ambient temperature	T <sub>a</sub>		-40	+85	°C
Other Circuits	Supply voltage	V <sub>DD</sub>		2.7	6.0	V
	Ambient temperature	T <sub>a</sub>		-40	+85	°C

CAPACITANCE (T<sub>a</sub> = 25°C, V<sub>DD</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input Capacitance	C <sub>I</sub>	f = 1 MHz			15	pF
Output Capacitance	C <sub>O</sub>	Pins other than those measured are at 0 V			15	pF
Input/Output Capacitance	C <sub>IO</sub>				15	pF



**MAIN SYSTEM CLOCK OSCILLATOR CIRCUIT CHARACTERISTICS**

(T<sub>a</sub> = -40 to +85°C, V<sub>DD</sub> = 2.7 to 6.0 V)

Oscillator	Recommended Constants	Item	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic		Oscillation frequency(f <sub>x</sub> )* <sup>1</sup>	V <sub>DD</sub> = oscillation voltage range	1.0		5.0 <sup>*3</sup>	MHz
		Oscillation stabilization time* <sup>2</sup>	After V <sub>DD</sub> came to MIN. value of oscillation voltage range			4	ms
Crystal		Oscillation frequency (f <sub>x</sub> )* <sup>1</sup>		1.0	4.19	5.0 <sup>*3</sup>	MHz
		Oscillation stabilization time* <sup>2</sup>	V <sub>DD</sub> = 4.5 to 6.0 V			10	ms
External Clock		X1 input frequency (f <sub>x</sub> )* <sup>1</sup>		1.0		5.0 <sup>*3</sup>	MHz
		X1 input high-, low-level widths (t <sub>xH</sub> , t <sub>xL</sub> )		100		500	ns

**SUBSYSTEM CLOCK OSCILLATOR CIRCUIT CHARACTERISTICS**

(T<sub>a</sub> = -40 to +85°C, V<sub>DD</sub> = 2.7 to 6.0 V)

Oscillator	Recommended Constants	Item	Conditions	MIN.	TYP.	MAX.	Unit
Crystal		Oscillation* <sup>1</sup> frequency (f <sub>XT</sub> )		32	32.768	35	kHz
		Oscillation stabilization time* <sup>2</sup>	V <sub>DD</sub> = 4.5 to 6.0 V			1.0	2
External Clock		XT1 input frequency (f <sub>XT</sub> )* <sup>1</sup>		32		100	kHz
		XT1 input high-, low-level widths (t <sub>xTH</sub> , t <sub>xTL</sub> )		5		15	μs

\*1: Only to express the characteristics of the oscillator circuit. For instruction execution time, refer to AC Characteristics.

2: Time required for oscillation to stabilize after V<sub>DD</sub> reaches the minimum value of the oscillation voltage range or the STOP mode has been released.

3: When the oscillation frequency is 4.19 MHz < f<sub>x</sub> ≤ 5.0 MHz, do not select PCC = 0011 as the instruction execution time: otherwise, one machine cycle is set to less than 0.95 μs, falling short of the rated minimum value of 0.95 μs. ★

- ★ **Note:** When using the oscillation circuit of the main system clock and subsystem clock, wire the portion enclosed in dotted line in the figures as follows to avoid adverse influences on the wiring capacity:
- Keep the wiring length as short as possible.
  - Do not cross the wiring over the other signal lines. Do not route the wiring in the vicinity of lines through which a high alternating current flows.
  - Always keep the ground point of the capacitor of the oscillator circuit at the same potential as Vss. Do not connect the ground pattern through which a high current flows.
  - Do not extract signals from the oscillation circuit.

The amplification factor of the subsystem clock oscillation circuit is designed to be low to reduce the current dissipation and therefore, the subsystem clock oscillation circuit is influenced by noise more easily than the main system clock oscillation circuit. When using the subsystem clock, therefore, exercise utmost care in wiring the circuit.

DC CHARACTERISTICS (T<sub>a</sub> = -40 to +85°C, V<sub>DD</sub> = 2.7 to 6.0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
High-Level Input Voltage	V <sub>IH1</sub>	Ports 2, 3, 9-11, P80, P82	0.7V <sub>DD</sub>		V <sub>DD</sub>	V	
	V <sub>IH2</sub>	Ports 0, 1, 6, 7, 15, P81, P83, $\overline{\text{RESET}}$	0.8V <sub>DD</sub>		V <sub>DD</sub>	V	
	V <sub>IH3</sub>	Ports 4, 5, 12-14	w/pull-up resistor	0.7V <sub>DD</sub>		V <sub>DD</sub>	V
			Open-drain	0.7V <sub>DD</sub>		10	V
V <sub>IH4</sub>	X1, X2, XT1	V <sub>DD</sub> -0.5		V <sub>DD</sub>	V		
Low-level Input Voltage	V <sub>IL1</sub>	Ports 2-5, 9-14, P80, P82	0		0.3V <sub>DD</sub>	V	
	V <sub>IL2</sub>	Ports 0, 1, 6, 7, 15, P81, P83, $\overline{\text{RESET}}$	0		0.2V <sub>DD</sub>	V	
	V <sub>IL3</sub>	X1, X2, XT1	0		0.4	V	
High-Level Output Voltage	V <sub>OH</sub>	V <sub>DD</sub> = 4.5 to 6.0 V, I <sub>OH</sub> = -1 mA	V <sub>DD</sub> -1.0			V	
		I <sub>OH</sub> = -100 μA	V <sub>DD</sub> -0.5			V	
Low-Level Output Voltage	V <sub>OL</sub>	Ports 3, 4, and 5	V <sub>DD</sub> = 4.5 to 6.0 V, I <sub>OL</sub> = 5 mA	0.2	1.0	V	
		V <sub>DD</sub> = 4.5 to 6.0 V, I <sub>OL</sub> = 1.6 mA					0.4
		I <sub>OL</sub> = 400 μA			0.5	V	
	SB0, 1	Open-drain Pull-up resistor ≥ 1 kΩ			0.2V <sub>DD</sub>	V	
High-Level Input Leakage Current	I <sub>LIH1</sub>	V <sub>i</sub> = V <sub>DD</sub>	Other than below		3	μA	
			X1, X2, XT1		20	μA	
	I <sub>LIH3</sub>	V <sub>i</sub> = 9 V	Ports 4, 5, 12-14 (open-drain)		20	μA	
Low-Level Input Leakage Current	I <sub>LIL1</sub>	V <sub>i</sub> = 0 V	Other than below		-3	μA	
			X1, X2, XT1		-20	μA	
High-Level Output Leakage Current	I <sub>LOH1</sub>	V <sub>o</sub> = V <sub>DD</sub>	Other than below		3	μA	
			I <sub>LOH2</sub>	V <sub>o</sub> = 9 V	Ports 4, 5, 12-14 (open-drain)		20
Low-Level Output Leakage Current	I <sub>LOL</sub>	V <sub>o</sub> = 0 V			-3	μA	
Internal Pull-Up Resistor	R <sub>U1</sub>	Ports 0, 1, 2, 3, 6, 7 (except P00) V <sub>i</sub> = 0V	V <sub>DD</sub> = 5.0 V±10%	15	40	80	kΩ
			V <sub>DD</sub> = 3.0 V±10%	30		300	kΩ
	R <sub>U2</sub>	Ports 4, 5, 12-14 V <sub>o</sub> = V <sub>DD</sub> -2.0 V	V <sub>DD</sub> = 5.0 V±10%	15	40	70	kΩ
			V <sub>DD</sub> = 3.0 V±10%	10		60	kΩ
Internal Pull-Down Resistor	R <sub>D</sub>	V <sub>o</sub> = 2 V	Port 9	20	70	140	kΩ

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit	
Supply Current *1	I <sub>DD1</sub>	4.19 MHz*2 crystal oscillator C1 = C2 = 22pF	Operation mode	V <sub>DD</sub> = 5 V $\pm$ 10%*3		3	9	mA
				V <sub>DD</sub> = 3 V $\pm$ 10%*4		0.55	1.5	mA
	I <sub>DD2</sub>		HALT mode	V <sub>DD</sub> = 5 V $\pm$ 10%		600	1800	$\mu$ A
				V <sub>DD</sub> = 3 V $\pm$ 10%		200	600	$\mu$ A
	I <sub>DD3</sub>	32.768 kHz*5 crystal oscillator	Operation mode	V <sub>DD</sub> = 3 V $\pm$ 10%		40	120	$\mu$ A
				I <sub>DD4</sub>	HALT mode	V <sub>DD</sub> = 3 V $\pm$ 10%		5
	I <sub>DD5</sub>	XT1 = 0 V STOP mode	V <sub>DD</sub> = 5 V $\pm$ 10%			0.5	20	$\mu$ A
				V <sub>DD</sub> = 3 V $\pm$ 10%			0.3	10
T <sub>a</sub> = 25°C								5

\*1: Currents for the built-in pull-up resistor are not included.

2: Including when the subsystem clock is operated.

3: When operand in the high-speed mode with the processor clock control register (PCC) set to 0011.

4: When operated in the low-speed mode with the PCC set to 0000.


5: When operated with the subsystem clock by setting the system clock control register (SCC) to 1001 to stop the main system clock operation.

AC CHARACTERISTICS (T<sub>a</sub> = -40 to +85°C, V<sub>DD</sub> = 2.7 to 6.0 V)

(1) Basic Operation

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
CPU Clock Cycle Time*1 (Minimum Instruction Execution Time = 1 Machine Cycle)	t <sub>CY</sub>	w/main system clock	V <sub>DD</sub> = 4.5 to 6.0 V	0.95		64	μs
				3.8		64	μs
		w/sub-system clock		114	122	125	μs
TIO Input Frequency	f <sub>TI</sub>	V <sub>DD</sub> = 4.5 to 6.0 V		0		1	MHz
				0		275	kHz
TIO Input High-, Low-Level Widths	t <sub>TIH</sub> , t <sub>TIL</sub>	V <sub>DD</sub> = 4.5 to 6.0 V		0.48			μs
				1.8			μs
Interrupt Input High-, Low-Level Widths	t <sub>INTH</sub> , t <sub>INTL</sub>	INT0		*2			μs
		INT1, 2, 4		10			μs
		KR0-7		10			μs
RESET Low-Level Width	t <sub>RSL</sub>		10			μs	

- \*1: The CPU clock (Φ) cycle time is determined by the oscillation frequency of the connected oscillator, system clock control register (SCC), and processor clock control register (PCC). The figure on the right is cycle time t<sub>CY</sub> vs. supply voltage V<sub>DD</sub> characteristics at the main system clock.
- \*2: 2t<sub>CY</sub> or 128/f<sub>x</sub> depending on the setting of the interrupt mode register (IM0).



(2) Serial Transfer Operation

(a) Two-Line and Three-Line Serial I/O Modes ( $\overline{\text{SCK}}$ : internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK}}$ Cycle Time	$t_{\text{KCY1}}$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$	1600			ns
			3800			ns
$\overline{\text{SCK}}$ High-, Low-Level Widths	$t_{\text{KL1}}$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$	$(t_{\text{KCY1}}/2)-50$			ns
	$t_{\text{KH1}}$		$(t_{\text{KCY1}}/2)-150$			ns
SI Set-Up Time (vs. $\overline{\text{SCK}} \uparrow$ )	$t_{\text{SIK1}}$		150			ns
SI Hold Time (vs. $\overline{\text{SCK}} \uparrow$ )	$t_{\text{KSI1}}$		400			ns
$\overline{\text{SCK}} \downarrow \rightarrow$ SO Output Delay Time	$t_{\text{KSO1}}$	$R_{\text{L}} = 1 \text{ k}\Omega,$ $C_{\text{L}} = 100 \text{ pF}^*$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$		250	ns
					1000	ns

\*:  $R_{\text{L}}$  and  $C_{\text{L}}$  are load resistance and load capacitance of the SO output line.

(b) Two-Line and Three-Line Serial I/O Modes ( $\overline{\text{SCK}}$ : external clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK}}$ Cycle Time	$t_{\text{KCY2}}$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$	800			ns
			3200			ns
$\overline{\text{SCK}}$ High-, Low-Level Widths	$t_{\text{KL2}}$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$	400			ns
	$t_{\text{KH2}}$		1600			ns
SI Set-Up Time (vs. $\overline{\text{SCK}} \uparrow$ )	$t_{\text{SIK2}}$		100			ns
SI Hold Time (vs. $\overline{\text{SCK}} \uparrow$ )	$t_{\text{KSI2}}$		400			ns
$\overline{\text{SCK}} \downarrow \rightarrow$ SO Output Delay Time	$t_{\text{KSO2}}$	$R_{\text{L}} = 1 \text{ k}\Omega, C_{\text{L}} = 100 \text{ pF}^*$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$		300	ns
					1000	ns

\*:  $R_{\text{L}}$  and  $C_{\text{L}}$  are load resistance and load capacitance of the SO output line.

(c) SBI Mode ( $\overline{\text{SCK}}$ : internal clock output (master))

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK}}$ Cycle Time	$t_{\text{KCY3}}$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$	1600			ns
			3800			ns
$\overline{\text{SCK}}$ High-, Low-Level Widths	$t_{\text{KL3}}$ $t_{\text{KH3}}$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$	$t_{\text{KCY3}}/2-50$			ns
			$t_{\text{KCY3}}/2-150$			ns
SB0, 1 Set-Up Time (vs. $\overline{\text{SCK}} \uparrow$ )	$t_{\text{SIK3}}$		150			ns
SB0, 1 Hold Time (vs. $\overline{\text{SCK}} \uparrow$ )	$t_{\text{KSI3}}$		$t_{\text{KCY3}}/2$			ns
$\overline{\text{SCK}} \downarrow \rightarrow$ SB0, 1 Output Delay Time	$t_{\text{KS03}}$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$	0		250	ns
			0		1000	ns
$\overline{\text{SCK}} \uparrow \rightarrow$ SB0, 1 $\downarrow$	$t_{\text{KSB}}$		$t_{\text{KCY3}}$			ns
SB0, 1 $\downarrow \rightarrow \overline{\text{SCK}}$	$t_{\text{SBK}}$		$t_{\text{KCY3}}$			ns
SB0, 1 Low-Level Width	$t_{\text{SBL}}$		$t_{\text{KCY3}}$			ns
SB0, 1 High-Level Width	$t_{\text{SBH}}$		$t_{\text{KCY3}}$			ns

(d) SBI Mode ( $\overline{\text{SCK}}$ : external clock input (slave))

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK}}$ Cycle Time	$t_{\text{KCY4}}$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$	800			ns
			3200			ns
$\overline{\text{SCK}}$ High-, Low-Level Widths	$t_{\text{KL4}}$ $t_{\text{KH4}}$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$	400			ns
			1600			ns
SB0, 1 Set-Up Time (vs. $\overline{\text{SCK}} \uparrow$ )	$t_{\text{SIK4}}$		100			ns
SB0, 1 Hold Time (vs. $\overline{\text{SCK}} \uparrow$ )	$t_{\text{KSI4}}$		$t_{\text{KCY4}}/2$			ns
$\overline{\text{SCK}} \downarrow \rightarrow$ SB0, 1 Output Delay Time	$t_{\text{KS04}}$	$R_{\text{L}} = 1 \text{ k}\Omega$ , $C_{\text{L}} = 100 \text{ pF}^*$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$		300	ns
					1000	ns
$\overline{\text{SCK}} \uparrow \rightarrow$ SB0, 1 $\downarrow$	$t_{\text{KSB}}$		$t_{\text{KCY4}}$			ns
SB0, 1 $\downarrow \rightarrow \overline{\text{SCK}} \downarrow$	$t_{\text{SBK}}$		$t_{\text{KCY4}}$			ns
SB0, 1 Low-Level Width	$t_{\text{SBL}}$		$t_{\text{KCY4}}$			ns
SB0, 1 High-Level Width	$t_{\text{SBH}}$		$t_{\text{KCY4}}$			ns


\*:  $R_{\text{L}}$  and  $C_{\text{L}}$  are load resistance and load capacitance of the SO output line.

(3) A/D Converter ( $T_a = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 3.5$  to  $6.0$  V,  $AV_{SS} = V_{SS} = 0$  V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Absolute Accuracy*1		$2.5\text{ V} \leq AV_{REF} \leq V_{DD}$ *2			$\pm 2.0$	LSB
Conversion Time*3	$t_{CONV}$				$168/f_x$	$\mu\text{s}$
Sampling Time*4	$t_{SAMP}$				$44/f_x$	$\mu\text{s}$
Analog Input Voltage	$V_{IAN}$		$AV_{SS}$		$AV_{REF}$	V
Analog Input Impedance	$R_{AN}$			1000		$M\Omega$
$AV_{REF}$ Current	$I_{REF}$			1.0	2.0	mA

\*1: Absolute accuracy excluding quantization error ( $\pm \frac{1}{2}$  LSB)

2: Set ADM1 as follows, in respect to the reference voltage of the AD converter ( $AV_{REF}$ ).




ADM1 can be set to either 0 or 1 when  $0.6V_{DD} \leq AV_{REF} \leq 0.65V_{DD}$



3: Time since execution of conversion start instruction until  $EOC = 1$  ( $40.1\ \mu\text{s}$ :  $f_x = 4.19$  MHz)

4: Time since execution of conversion start instruction until end of sampling ( $10.5\ \mu\text{s}$ :  $f_x = 4.19$  MHz)


**AC TIMING TEST POINT** (excluding X1 and XT1 inputs)



**CLOCK TIMING**




**T10 TIMING**




SERIAL TRANSFER TIMING

THREE-LINE SERIAL I/O MODE:




TWO-LINE SERIAL I/O MODE:




**SERIAL TRANSFER TIMING**


**BUS RELEASE SIGNAL TRANSFER:**




**COMMAND SIGNAL TRANSFER:**



**INTERRUPT INPUT TIMING**



**RESET INPUT TIMING:**



**LOW-VOLTAGE DATA RETENTION CHARACTERISTICS OF DATA MEMORY IN STOP MODE**

(T<sub>a</sub> = -40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data Retention Supply Voltage	V <sub>DDDR</sub>		2.0		6.0	V
Data Retention Supply Current*1	I <sub>DDDR</sub>	V <sub>DDDR</sub> = 2.0 V		0.1	10	μA
Release Signal Set Time	t <sub>SREL</sub>		0			μs
Oscillation Stabilization Wait Time*2	t <sub>WAIT</sub>	Released by RESET		2 <sup>17</sup> /f <sub>x</sub>		ms
		Released by interrupt		*3		ms


\*1: Does not include current flowing through internal pull-up resistor

2: The oscillation stabilization wait time is the time during which the CPU is stopped to prevent unstable operation when oscillation is started.


3: Depends on the setting of the basic interval timer mode register (BTM) as follows:

BTM3	BTM2	BTM1	BTM0	WAIT time ( ): f <sub>x</sub> = 4.19 MHz
-	0	0	0	2 <sup>20</sup> /f <sub>x</sub> (approx. 250 ms)
-	0	1	1	2 <sup>17</sup> /f <sub>x</sub> (approx. 31.3 ms)
-	1	0	1	2 <sup>15</sup> /f <sub>x</sub> (approx. 7.82 ms)
-	1	1	1	2 <sup>13</sup> /f <sub>x</sub> (approx. 1.95 ms)

**DATA RETENTION TIMING (releasing STOP mode by RESET)**




**DATA RETENTION TIMING (standby release signal: releasing STOP mode by interrupt)**



11. PACKAGE DRAWINGS

80 PIN PLASTIC QFP (14x20)



**NOTE**

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

P80GF-80-3B9-2

ITEM	MILLIMETERS	INCHES
A	23.6±0.4	0.929±0.016
B	20.0±0.2	0.795 <sup>+0.009</sup> <sub>-0.008</sub>
C	14.0±0.2	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	0.8	0.031
H	0.35±0.10	0.014 <sup>+0.004</sup> <sub>-0.005</sub>
I	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
K	1.8±0.2	0.071 <sup>+0.008</sup> <sub>-0.009</sub>
L	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
M	0.15 <sup>+0.10</sup> <sub>-0.05</sub>	0.006 <sup>+0.004</sup> <sub>-0.003</sub>
N	0.15	0.006
P	2.7	0.106
Q	0.1±0.1	0.004±0.004
S	3.0 MAX.	0.119 MAX.

**12. RECOMMENDED SOLDERING CONDITIONS**

It is recommended that μPD75512(A) be soldered under the following conditions.

For details on the recommended soldering conditions, refer to Information Document "Semiconductor Devices Mounting Manual" (IEI-616).

For other soldering methods and conditions, consult NEC.

**Table 12-1 Soldering Conditions of Surface Mount Type**

μPD75512GF(A)-xxx-3B9: 80-pin plastic QFP (14 × 20 mm)

Soldering Method	Soldering Conditions	Symbol for Recommended Condition
Infrared Reflow	Package peak temperature: 230°C, time: 30 seconds max. (210°C min.), number of times: 1	IR30-00-1
VPS	Package peak temperature: 215°C, time: 40 seconds max. (200°C min.), number of times: 1	VP15-00-1
Wave Soldering	Soldering bath temperature: 260°C max., time: 10 seconds max., number of times: 1, pre-heating temperature: 120°C max. (package surface temperature)	WS60-00-1
Pin Partial Heating	Pin temperature: 300°C max., time: 3 seconds max. (per side)	—

**Caution:** Do not use two or more soldering methods in combination (except the pin partial heating method).

**Notice**

A model that can be soldered under the more stringent conditions (infrared reflow peak temperature: 235°C, number of times: 2, and an extended number of days) is also available. For details, consult NEC.

**APPENDIX A. FUNCTIONAL DIFFERENCES AMONG μPD755XX(A) SERIES PRODUCTS**

Item \ Product		μPD75512(A)	μPD75516(A)	μPD75P516
ROM Configuration		Mask ROM		EPROM/One-time PROM
ROM (Bit)		12160 x 8	16256 x 8	16256 x 8
RAM (Bit)		512 x 4		
Mask Option		<ul style="list-style-type: none"> <li>• Ports 4, 5, 12, 14 are provided with internal pull-up resistors.</li> <li>• Port 9 is provided with an internal pull-down resistor.</li> </ul>		Not provided
V <sub>PP</sub> , PROM, Pins for programming		Not provided		Provided
LED Direct Drive		Not offered		Offered
Electrical Specifications	Supply Voltage Range	2.7 to 6.0 V		4.75 to 5.5 V
	Absolute Maximum Ratings	Differ in high-level / low-level output current		
	DC Characteristics	Differ in low-level output voltage		
	A/D Converter Characteristics	Differ in ambient temperature range and absolute accuracy		
Quality Grade		Special		Standard
Package		80-pin plastic QFP (14 x 20 mm)		<ul style="list-style-type: none"> <li>• 80-pin plastic QFP (14 x 20 mm)</li> <li>• 80-pin ceramic WQFN</li> </ul>

**APPENDIX B. DEVELOPMENT TOOLS**

The following development support tools are readily available to support development of systems using μPD75512(A):

Hardware	IE-75000-R * <sup>1</sup> IE-75001-R	In-circuit emulator for 75X series
	IE-75000-R-EM * <sup>2</sup>	Emulation board for IE-75000-R and IE-75001-R
	EP-75516GF-R EV-9200G-80	Emulation probe for μPD75512(A), provided with 80-pin conversion socket EV-9200G-80.
	PG-1500	PROM programmer
	PA-75P516GF	PROM programmer adapter solely used for μPD75P516GF. It is connected to PG-1500.
Software	IE Control Program	Host machine PC-9800 series (MS-DOS™ Ver.3.30 to Ver.5.00A* <sup>3</sup> ) IBM PC/AT™ (PC DOS™ Ver.3.1)
	PG-1500 Controller	
	RA75X Relocatable Assembler	

\* 1: Maintenance product

2: Not provided with IE-75001-R.

3: Ver.5.00/5.00A has a task swap function, but this function cannot be used with this software.

**Remarks:** For development tools from other companies, refer to 75X Series Selection Guide (IF-151).

**APPENDIX C. RELATED DOCUMENTS**



[MEMO]

## GENERAL NOTES ON CMOS DEVICES

### ① STATIC ELECTRICITY (ALL MOS DEVICES)

**Exercise care so that MOS devices are not adversely influenced by static electricity while being handled.**

The insulation of the gates of the MOS device may be destroyed by a strong static charge. Therefore, when transporting or storing the MOS device, use a conductive tray, magazine case, or conductive buffer materials, or the metal case NEC uses for packaging and shipment, and use grounding when assembling the MOS device system. Do not leave the MOS device on a plastic plate and do not touch the pins of the device.

Handle boards on which MOS devices are mounted similarly .

### ② PROCESSING OF UNUSED PINS (CMOS DEVICES ONLY)

**Fix the input level of CMOS devices.**

Unlike bipolar or NMOS devices, if a CMOS device is operated with nothing connected to its input pin, intermediate level input may be generated due to noise, and an inrush current may flow through the device, causing the device to malfunction. Therefore, fix the input level of the device by using a pull-down or pull-up resistor. If there is a possibility that an unused pin serves as an output pin (whose timing is not specified), each pin should be connected to  $V_{DD}$  or GND through a resistor.

Refer to "Processing of Unused Pins" in the documents of each devices.

### ③ STATUS BEFORE INITIALIZATION (ALL MOS DEVICES)

**The initial status of MOS devices is undefined upon power application.**

Since the characteristics of an MOS device are determined by the quantity of injection at the molecular level, the initial status of the device is not controlled during the production process. The output status of pins, I/O setting, and register contents upon power application are not guaranteed. However, the items defined for reset operation and mode setting are subject to guarantee after the respective operations have been executed.

When using a device with a reset function, be sure to reset the device after power application.

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for uses in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for the applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation

- Standard: Computer, Office equipment, Communication equipment, Test and Measurement equipment, Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.
- Special: Automotive and Transportation equipment, Traffic control systems, Antidisaster systems, Anticrime system, etc.

MS-DOS is a trademark of Microsoft Corporation.

PC DOS and PC/AT are trademarks of IBM Corporation.

M4 92.6