

# iSFF - Intelligent Small Form Factor V23839-R3x-L55 1.25 Gigabit Ethernet (1000 Base-SX) 4.25/2.125/1.0625 Gbit/s Fibre Channel (400/200/100-M5/M6-SN-I) Multimode 850 nm Transceiver with LC<sup>™</sup> Connector

# **Preliminary Data Sheet**

### Features

- Based on Small Form Factor (SFF) MSA<sup>1)</sup>
- Fully SFF-8472 compatible
- Incorporating Intelligent Digital Diagnostic Monitoring Interface
- Internal calibration implementation
- Excellent EMI performance
- Separate and common chassis/signal ground module concepts available
- 2x7 footprint
- RJ-45 style LC<sup>™</sup> connector system
- Single power supply (3.3 V)
- Extremely low power consumption of 530 mW typical
- Small size for high port density
- UL-94 V-0 certified
- ESD Class 1C per JESD22-A114-B (MIL-STD 883D Method 3015.7)
- According to FCC (Class B) and EN 55022
- For distances of up to 860 m (50 µm fiber)
- Laser safety according to Class 1 FDA and IEC
- Internally AC/AC coupled
- Operating temperature range of -20°C to 85°C
- iSFF evaluation kit available upon request

LC<sup>™</sup> is a trademark of Lucent.

Part Number	<b>Chassis/Signal Grounding Concept</b>		
V23839-R35-L55	Common		
V23839-R36-L55	Separated		



<sup>&</sup>lt;sup>1)</sup> MSA documentation can be found at **www.infineon.com/fiberoptics** under Transceivers, SFF Transceivers.



# **Pin Configuration**

# **Pin Configuration**




Figure 1 iSFF Transceiver Electrical Pin Layout



### **Pin Configuration**

#### **Pin Description**

Pin No.	Name	Logic Level	Function
1	$V_{EE}R$	N/A	Receiver Ground
2	V <sub>cc</sub> R	N/A	Receiver Power
3	SD	LVTTL	Signal Detect <sup>1) 5)</sup>
4	RD-	LVPECL	Inv. Received Data Out <sup>2)</sup>
5	RD+	LVPECL	Received Data Out <sup>2)</sup>
6	V <sub>CC</sub> T	N/A	Transmitter Power
7	V <sub>EE</sub> T	N/A	Transmitter Ground
8	TxDis	LVTTL	Transmitter Disable <sup>3)</sup>
9	TD+	LVPECL	Transmit Data In <sup>4)</sup>
10	TD-	LVPECL	Inv. Transmit Data In <sup>4)</sup>
A	SDA	LVTTL	2-wire Data Interface <sup>5)</sup>
В	SCL	LVTTL	2-wire Clock Interface <sup>5)</sup>
С	Rate Select <sup>6)</sup>	LVTTL	1 & 2 or 2 & 4 Gbit/s <sup>7)</sup>
D	Tx Fault	LVTTL	Transmitter Fault <sup>5)</sup>
MS	MS	N/A	Mounting Studs <sup>8)</sup>
HL	HL	N/A	Housing Leads <sup>9)</sup>

<sup>1)</sup> Normal operation: Logic 1 output, represents that light is present at receiver input. Fault condition: Logic 0 output.

<sup>2)</sup> AC coupled inside transceiver. Must be terminated with 100  $\Omega$  differential at the user SERDES.

- <sup>3</sup> A logic 0 switches the transmitter on. A logic 1 switches the transmitter off.
- <sup>4)</sup> AC coupled and 100  $\Omega$  differential termination inside the transceiver.
- <sup>5)</sup> Should be pulled up on host board to  $V_{\rm CC}$  by 4.7 10 k $\Omega$ .
- <sup>6)</sup> Not implemented.
- <sup>7)</sup> In accordance to SFF Committee SFF-8079 Draft.
- <sup>8)</sup> Mounting Studs are provided for transceiver mechanical attachment to the circuit board. They also provide an optional connection of the transceiver to the equipment chassis ground.
- <sup>9)</sup> The transceiver Housing Leads are provided for additional signal grounding. The holes in the circuit board must be included and be tied to signal ground (see **EMI Recommendations**).



### Description

The Infineon Fibre Channel multimode transceiver – part of Infineon iSFF family – is compatible to the Physical Medium Depend (PMD) sublayer and baseband medium, type 1000 Base-SX (short wavelength) as specified in IEEE Std 802.3 and Fibre Channel FC-PI-2 (Rev. 5.0) 400-M5-SN-I, 400-M6-SN-I for 4.25 Gbit/s,

FC-PI-2 (Rev. 5.0) 200-M5-SN-I, 200-M6-SN-I for 2.125 Gbit/s, and

FC-PI-2 (Rev. 5.0) 100-M5-SN-I, 100-M6-SN-I for 1.0625 Gbit/s.

The appropriate fiber optic cable is 62.5  $\mu m$  or 50  $\mu m$  multimode fiber with LC^{TM} connector.



Fiber Type	R	Reach		
	min. <sup>1)</sup>	<b>max.</b> <sup>2)</sup>		
at 1.0625 Gbit/s	l	1		
50 μm, 2000 MHz*km	0.5	860	meters	
50 μm, 500 MHz*km	0.5	500		
50 μm, 400 MHz*km	0.5	450		
62.5 μm, 200 MHz*km	0.5	300		
62.5 μm, 160 MHz*km	0.5	250		
at 1.25 Gbit/s	· · ·			
50 μm, 500 MHz*km	2	550	meters	
50 μm, 400 MHz*km	2	500	_	
62.5 μm, 200 MHz*km	2	275		
62.5 μm, 160 MHz*km	2	220		
at 2.125 Gbit/s				
50 μm, 2000 MHz*km	0.5	500	meters	
50 μm, 500 MHz*km	0.5	300		
50 μm, 400 MHz*km	0.5	260		
62.5 μm, 200 MHz*km	0.5	150		
62.5 μm, 160 MHz*km	0.5	120		
at 4.25 Gbit/s				
50 μm, 2000 MHz*km	0.5	270	meters	
50 μm, 500 MHz*km	0.5	150		
50 μm, 400 MHz*km	0.5	130		
62.5 μm, 200 MHz*km	0.5	70		
62.5 μm, 160 MHz*km	0.5	55		

# Link Length as Defined by IEEE and Fibre Channel Standards

<sup>1)</sup> Minimum reach as defined by IEEE and Fibre Channel Standards. A 0 m link length (loop-back connector) is supported.

<sup>2)</sup> Maximum reach as defined by IEEE and Fibre Channel Standards. Longer reach possible depending upon link implementation.



The Infineon iSFF multimode transceiver is a single unit comprised of a transmitter, a receiver, and an LC<sup>™</sup> receptacle.

This transceiver supports the LC<sup>™</sup> connectorization concept. It is compatible with RJ-45 style backpanels for high end datacom and telecom applications while providing the advantages of fiber optic technology.

The module is designed for low cost SAN, LAN, Fibre Channel and Gigabit Ethernet applications. It can be used as the network end device interface in mainframes, workstations, servers, and storage devices, and in a broad range of network devices such as bridges, routers, hubs, and local and wide area switches.

This transceiver operates at 1.0625 Gbit/s / 1.25 Gbit/s / 2.125 Gbit/s / 4.25 Gbit/s from a single power supply (+3.3 V). The 100  $\Omega$  differential data inputs and outputs are CML compatible.

# Functional Description of iSFF Transceiver

This transceiver is designed to transmit serial data via multimode cable.




Figure 2 Functional Diagram



The receiver component converts the optical serial data into CML compatible electrical data (RD+ and RD–). The Signal Detect (SD) shows whether an optical signal is present.

The transmitter converts CML compatible electrical serial data (TD+ and TD–) into optical serial data. Data lines are differentially 100  $\Omega$  terminated.

The transmitter contains a laser driver circuit that drives the modulation and bias current of the laser diode. The currents are controlled by a power control circuit to guarantee constant output power of the laser over temperature and aging. The power control uses the output of the monitor PIN diode (mechanically built into the laser coupling unit) as a controlling signal, to prevent the laser power from exceeding the operating limits.

Single fault condition is ensured by means of an integrated automatic shutdown circuit that disables the laser when it detects laser fault to guarantee the laser Eye Safety.

The transceiver contains a supervisory circuit to control the power supply. This circuit makes an internal reset signal whenever the supply voltage drops below the reset threshold. It keeps the reset signal active for at least 140 milliseconds after the voltage has risen above the reset threshold. During this time the laser is inactive.

A low signal on TxDis enables transmitter. If TxDis is high or not connected the transmitter is disabled.

An enhanced Digital Diagnostic Monitoring Interface (Intelligent) has been incorporated into the Infineon SFF transceiver. This allows real time access to transceiver operating parameters, based on the SFF-8472.

This transceiver features Internal Calibration. Measurements are calibrated over operating temperature and voltage and must be interpreted as defined in SFF-8472.

The transceiver generates this diagnostic data by digitization of internal analog signals monitored by a new diagnostic Integrated Circuit (IC).

This diagnostic IC has inbuilt sensors to include alarm and warning thresholds. These threshold values are set during device manufacture and therefore allow the user to determine when a particular value is outside of its operating range.

Alarm and Warning Flags are given. Alarm Flags indicate conditions likely to be associated with an inoperational link and cause for immediate action. Warning Flags indicate conditions outside the normally guaranteed bounds but not necessarily causes of immediate link failures.

These enhanced features are in addition to the existing SFF features provided by the manufacturer i.e. serial number and other vendor specific data.

The serial ID interface defines a 256 byte memory map in EEPROM, accessible over a 2 wire, serial interface at the 8 bit address 1010000X (A0h).

The Digital Diagnostic Monitoring Interface makes use of the 8 bit address 1010001X (A2h), so the originally defined serial ID memory map remains unchanged and is therefore backward compatible.



5 5 5		
Parameter	Accuracy SFF-8472	Accuracy Actual
Tx Optical Power	±3 dB	±3 dB
Rx Optical Power	±3 dB	±3 dB
Bias Current	±10%	±10%
Power Supply Voltage	±3%	±3%
Transceiver Temperature	±3°C	±3°C

# **Digital Diagnostic Monitoring Parameters**


# **Regulatory Compliance (EMI)**

Feature	Standard	Comments
ESD: Electrostatic Discharge to the Electrical Pins	EIA/JESD22-A114-B (MIL-STD 883D method 3015.7)	Class 1C
Immunity: Against Electrostatic Discharge (ESD) to the Duplex LC Receptacle	EN 61000-4-2 IEC 61000-4-2	Discharges ranging from $\pm 2$ kV to $\pm 15$ kV on the receptacle cause no damage to transceiver (under recommended conditions).
Immunity: Against Radio Frequency Electromagnetic Field	EN 61000-4-3 IEC 61000-4-3	With a field strength of 10 V/m, noise frequency ranges from 10 MHz to 2 GHz. No effect on transceiver performance between the specification limits.
Emission: Radiated Field Strength	FCC 47 CFR Part 15, Class B CISPR 22 EN 55022 Class B	Noise frequency range: 30 MHz to 18 GHz



# V23839-R3x-L55

# Description



# Figure 3 Transceiver Pitch



# **Technical Data**

### **Absolute Maximum Ratings**

Parameter	Symbol	Lim	it Values	Unit
		min.	max.	
Data Input Voltage	$V_{\rm IDmax}$		V <sub>CC</sub> +0.5	V
Differential Data Input Voltage Swing	$V_{ID}pk-pk$		5	V
Storage Ambient Temperature	Ts	-40	85	°C
Operating Case Temperature	T <sub>C</sub>	-20	85	°C
Storage Relative Humidity	RH <sub>s</sub>	5	95	%
Operating Relative Humidity	$RH_{o}$	5	85	%
Supply Voltage	$V_{ m CCmax}$		4	V
Data Output Current	I <sub>data</sub>		50	mA
Receiver Optical Input Power	Rx <sub>P max</sub>		3	dBm
Hand Lead Soldering Temp/Time			260/10	°C/s
Wave Soldering Temp/Time			260/10	°C/s
Aqueous Wash Pressure			< 110	psi

Exceeding any one of these values may permanently destroy the device.



# Electrical Characteristics ( $V_{CC}$ = 2.97 V to 3.63 V, $T_{C}$ = -20°C to 85°C)

Parameter	Symbol	Values			Unit
		min.	typ.	max.	
Common		•			•
Supply Voltage	$V_{\rm CC} - V_{\rm EE}$	2.97	3.3	3.63	V
In-rush Current <sup>1)</sup>	I <sub>IR max</sub>			30	mA
Power Dissipation	Р	400		900	mW
Transmitter					
Differential Data Input Voltage Swing <sup>2)</sup>	V <sub>ID</sub> pk-pk	500		3200	mV
Tx Disable Voltage	Tx <sub>Dis</sub>	2		V <sub>CC</sub>	V
Tx Enable Voltage	Tx <sub>En</sub>	$V_{EE}$		0.8	V
Tx Fault High Voltage	Tx <sub>FH</sub>	2.4		V <sub>CC</sub>	V
Tx Fault Low Voltage	Tx <sub>FL</sub>	$V_{EE}$		0.5	V
Supply Current <sup>3)</sup>	I <sub>Tx</sub>		100	150	mA
Receiver			·	·	·
Differential Data Output Voltage Swing <sup>4)</sup>	V <sub>OD</sub> pk-pk	500		1000	mV
Signal Detect High	SD <sub>H</sub>	2.4		V <sub>CC</sub>	V
Signal Detect Low	SDL	$V_{EE}$		0.5	V
Rate Select 1 / 2 Gbit/s <sup>5) 6)</sup>	RS <sub>LOW</sub>	2		V <sub>CC</sub>	V
Rate Select 2 / 4 Gbit/s <sup>5) 6)</sup>	RS <sub>HIGH</sub>	$V_{EE}$		0.8	V
Contributed Deterministic Jitter	DJ-C <sub>Rx</sub>			23.5	ps
Contributed Total Jitter	TJ-C <sub>Rx</sub>			61.8	ps
Jitter (pk-pk) <sup>7)</sup>	J <sub>Rx</sub>			45	ps
Power Supply Noise Rejection <sup>8)</sup>	PSNR		100		mV <sub>pt</sub>
Supply Current <sup>3) 9)</sup>	I <sub>Rx</sub>		80	90	mA

<sup>1)</sup> Measured with MSA recommended supply filter network (**Figure 8**). Maximum value above that of the steady state value.

<sup>2)</sup> Internally AC coupled. Typical 100  $\Omega$  differential input impedance.

- <sup>3)</sup> MSA defines maximum current at 300 mA.
- <sup>4)</sup> Internally AC coupled. Load 50  $\Omega$  to GND or 100  $\Omega$  differential. For dynamic measurement a tolerance of 50 mV should be added.
- <sup>5)</sup> In accordance to SFF Committee SFF-8079 Draft.
- <sup>6)</sup> Not implemented.
- <sup>7)</sup> Jitter (pk-pk) is measured using a 2<sup>7</sup>–1 NRZ PRBS and a Digital Communications Analyzer.



- <sup>8)</sup> Measured using a 20 Hz to 1 MHz sinusoidal modulation with the MSA recommended power supply filter network (**Figure 8**) in place. A change in sensitivity of less than 1 dB can be typically expected.
- <sup>9)</sup> Supply current excluding Rx output load.



# **Optical Characteristics** ( $V_{CC}$ = 2.97 V to 3.63 V, $T_{C}$ = -20°C to 85°C)

Parameter	Symbol		Values			
		min.	typ.	max.		
Transmitter		•				
Optical Modulation Amplitude <sup>1)</sup> @ 4.25 Gbit/s @ 2.125 Gbit/s @ 1.0625 Gbit/s	OMA	247 196 156			μW	
Launched Power (Average) <sup>2)</sup>	Po	-8.5		-4	dBm	
Extinction Ratio (Dynamic) <sup>3)</sup>	ER	9			dB	
Center Wavelength	λ <sub>C</sub>	830	850	860	nm	
Spectral Width (rms)	σι			0.85	nm	
Relative Intensity Noise	RIN			-118	dB/Hz	
Contributed Deterministic Jitter	DJ-C <sub>Tx</sub>			28.2	ps	
Contributed Total Jitter	TJ-C <sub>Tx</sub>			59.8	ps	
Jitter (pk-pk) <sup>4)</sup>	J <sub>Tx</sub>			45	ps	
Rise Time <sup>5)</sup>	t <sub>R-Tx</sub>			90	ps	
Fall Time <sup>5)</sup>	t <sub>F-Tx</sub>			90	ps	
Receiver <sup>6)</sup>						
Min. Optical Modulation Amplitude <sup>7)</sup> @ 4.25 Gbit/s @ 2.125 Gbit/s @ 1.0625 Gbit/s	OMA			61 49 31	μW	
Average Received Power	P <sub>R</sub>			0	dBm	
Sensitivity (Average Power) <sup>8)</sup> @ 1.25 Gbit/s	P <sub>IN</sub>			-19	dBm	
Stressed Receiver Sensitivity 50 µm Fiber <sup>®)</sup> @ 4.25 Gbit/s @ 2.125 Gbit/s @ 1.0625 Gbit/s @ 1.25 Gbit/s <sup>10)</sup>	S <sub>ΡIN</sub> 50 μm			138 96 55 –13.5	μW μW μW dBm	



### **Optical Characteristics** ( $V_{CC}$ = 2.97 V to 3.63 V, $T_{C}$ = -20°C to 85°C) (cont'd)

Parameter	Symbol		Value	s	Unit
		min.	typ.	max.	
Stressed Receiver Sensitivity 62.5 µm Fiber <sup>9)</sup> @ 4.25 Gbit/s @ 2.125 Gbit/s @ 1.0625 Gbit/s @ 1.25 Gbit/s <sup>10)</sup>	S <sub>ΡIN</sub> 62.5 μm			148 109 67 –12.5	μW μW μW dBm
SD Assert Level <sup>11)</sup>	P <sub>SDA</sub>			-23	dBm
SD Deassert Level <sup>11)</sup>	P <sub>SDD</sub>	-30			dBm
SD Hysteresis <sup>11)</sup>	$P_{\rm SDA} \ -P_{\rm SDD}$	1			dB
Input Center Wavelength	λ <sub>C</sub>	770	850	860	nm
Optical Return Loss	ORL	12			dB

<sup>1)</sup> Fibre Channel PI Standard. Typical OMA values based on –6 dBm launched power (average) and 15 dB extinction ratio.

<sup>2)</sup> Into multimode fiber, 62.5  $\mu$ m or 50  $\mu$ m diameter.

<sup>3)</sup> For GbE applications only.

- <sup>4)</sup> Jitter (pk-pk) is measured using a 2<sup>7</sup>–1 NRZ PRBS and a Digital Communications Analyzer.
- <sup>5</sup> Measured at nominal data rate. These are unfiltered 20% 80% values.
- <sup>6</sup> Receiver characteristics are measured with a worst case reference laser.

<sup>7)</sup> Fibre Channel PI Standard.

<sup>8)</sup> Average optical power at which the BER is  $1 \times 10^{-12}$ . Measured with a  $2^7-1$  NRZ PRBS and ER = 9 dB.

<sup>9)</sup> Measured at the given Stressed Receiver Eye Closure Penalty and DCD component given in Fibre Channel PI Standard (2.03/2.18 dB & 40/80 ps).


<sup>10)</sup> Measured with a transmit signal having a 9 dB extinction ratio.

<sup>11)</sup> See **Figure 4**.



# V23839-R3x-L55

#### **Technical Data**





# Timing of Control and Status I/O

Parameter	Symbol	Va	lues	Unit	Condition
		min.	max.		
Tx Disable Assert Time	t_off		10	μs	Time from rising edge of Tx Disable to when the optical output falls below 10% of nominal
Tx Disable Negate Time	t_on		1	ms	Time from falling edge of Tx Disable to when the modulated optical output rises above 90% of nominal
Time to Initialize, Including Reset of Tx Fault	t_init		300	ms	From power on or negation of Tx Fault using Tx Disable
Tx Fault Assert Time	t_fault		100	μs	Time from fault to Tx Fault on
Tx Disable to Reset	t_reset	10		μs	Time Tx Disable must be held high to reset Tx Fault
SD Assert Time	t_SD_on		100	μs	Time from SD state to Rx SD assert
SD Deassert Time	t_SD_off		100	μs	Time from non-SD state to Rx SD deassert



# I/O Timing of Soft Control and Status Functions

Parameter	Symbol	Max. Value	Unit	Condition
Tx Disable assert time	t_off	100	ms	Time from Tx Disable bit set <sup>1)</sup> until optical output falls below 10% of nominal
Tx Disable deassert time	t_on	100	ms	Time from Tx Disable bit cleared until optical output rises above 90% of nominal
Time to initialize, including reset of Tx Fault	t_init	300	ms	Time from power on or negation of Tx Fault using Tx Disable until transmitter output is stable <sup>2)</sup>
Tx Fault assert time	t_fault	100	ms	Time from fault to Tx Fault bit set
SD assert time	t_SD_on	100	ms	Time from SD state to Rx SD bit set
SD deassert time	t_SD_off	100	ms	Time from non-SD state to Rx SD bit cleared
Rate select change time <sup>3)</sup>	t_rate_sel	100	ms	Time from change of state of Rate Select bit <sup>1)</sup> until receiver bandwidth is in conformance with appropriate specification
Serial ID clock rate <sup>4)</sup>	f_serial_clock	400	kHz	N/A
Analog parameter data ready	t_data	1000	ms	From power on to data ready, bit 0 of byte 110 set
Serial bus hardware ready	t_serial	300	ms	Time from power on until module is ready for data transmission

<sup>1)</sup> Measured from falling clock edge after stop bit of write transaction.

<sup>2)</sup> See Gigabit Interface Converter (GBIC). SFF-0053, Rev. 5.5, September 27, 2000.

<sup>3)</sup> Not implemented.

<sup>4)</sup> The maximum clock rate of the serial interface is defined by the I<sup>2</sup>C bus interface standard.



### Eye Safety

# Eye Safety

This laser based multimode transceiver is a Class 1 product. It complies with IEC 60825-1/A2: 2001 and FDA performance standards for laser products (21 CFR 1040.10 and 1040.11) except for deviations pursuant to Laser Notice 50, dated July 26, 2001.

### CLASS 1 LASER PRODUCT


To meet laser safety requirements the transceiver shall be operated within the Absolute Maximum Ratings.

Tampering with or modifying the performance of the device will result in voided product warranty.


Failure to adhere to the above restrictions could result in a modification that is considered an act of "manufacturing", and will require, under law, recertification of the modified product with the U.S. Food and Drug Administration (ref. 21 CFR 1040.10 (i)).

#### Laser Emission Data

Wavelength	850 nm
Maximum total output power (as defined by IEC: 7 mm aperture at 14 mm distance)	709 µW / –1.5 dBm
Beam divergence (full angle) / NA (half angle)	20° / 0.18 rad



### Figure 5 Required Labels



#### Figure 6 Laser Emission

Note: All adjustments have been made at the factory prior to shipment of the devices. No maintenance or alteration to the device is required.



### **Application Notes**

### Small Form Factor Pinning Comparison

The drawing below gives you a comparison between the different pinnings 2x5, 2x7, 2x10. Dimension for diameter and distance of additional pins is similar to the existing dimensions of the other pins.




Figure 7



### **EMI Recommendations**

To avoid electromagnetic radiation exceeding the required limits set by the standards, please take note of the following recommendations.

When Gigabit switching components are found on a PCB (e.g. multiplexer, serializer-deserializer, clock data recovery, etc.), any opening of the chassis may leak radiation; this may also occur at chassis slots other than that of the device itself. Thus every mechanical opening or aperture should be as small as feasible and its length carefully considered.

On the board itself, every data connection should be an impedance matched line (e.g. strip line or coplanar strip line). Data (D) and Data-not (Dn) should be routed symmetrically. Vias should be avoided. Where internal termination inside an IC or a transceiver is not present, a line terminating resistor must be provided. The decision of how best to establish a ground depends on many boundary conditions. This decision may turn out to be critical for achieving lowest EMI performance. At RF frequencies the ground plane will always carry some amount of RF noise. Thus the ground and  $V_{CC}$ planes are often major radiators inside an enclosure. As a general rule, for small systems such as PCI cards placed inside poorly shielded enclosures, the common ground scheme has often proven to be most effective in reducing RF emissions. In a common ground scheme, the PCI card becomes more equipotential with the chassis ground. As a result, the overall radiation will decrease. In a common ground scheme, it is strongly recommended to provide a proper contact between signal ground and chassis ground at every location where possible. This concept is designed to avoid hotspots which are places of highest radiation, caused when only a few connections between chassis and signal grounds exist. Compensation currents would concentrate at these connections, causing radiation. However, as signal ground may be the main cause for parasitic radiation, connecting chassis ground and signal ground at the wrong place may result in enhanced RF emissions.

For example, connecting chassis ground and signal ground at a front panel/bezel/chassis by means of a fiber optic transceiver may result in a large amount of radiation especially where combined with an inadequate number of grounding points between signal ground and chassis ground. Thus the transceiver becomes a single contact point increasing radiation emissions. Even a capacitive coupling between signal ground and chassis ground may be harmful if it is too close to an opening or an aperture. For a number of systems, enforcing a strict separation of signal ground from chassis ground may be advantageous, providing the housing does not present any slots or other discontinuities. This separate ground concept seems to be more suitable in large systems where appropriate shielding measures have also been implemented.

In many situations the question on which ground concept to implement in the design cannot be easily decided prior to the receipt of first EMI measurement results. Infineon thus offers both module versions; V23839-Xx5-Xxx for common ground and V23839-Xx6-Xxx for separate ground concept.



The return path of RF current must also be considered. Thus a split ground plane between Tx and Rx paths may result in severe EMI problems irrespective of which module ground concept has been applied.

The bezel opening for a transceiver should be sized so that all contact springs of the transceiver make good electrical contact with the face plate. Please consider that the PCB may behave like a dielectric waveguide. With a dielectric constant of 4, the wavelength of the harmonics inside the PCB will be half of that in free space. Thus even the smallest PCBs may have unexpected resonances.



Addr.	Hex	ASCII	Name/Description	Addr.	Hex	ASCII	Name/Description
0	02		Identifier	32	47	G	Vendor name
1	04		Extended identifier	33	6D	m	
2	07		Connector	34	62	b	
3	00		Transceiver optical	35	48	Н	
4	00		compatibility	36	00		Reserved
5	00			37	00		Vendor OUI
6	01			38	03	-	
7	40			39	19	-	
8	40			40	56	V	Vendor part number
9	0C			41	32	2	
10	15			42	33	3	
11	01		Encoding	43	38	8	
12	2B		BR, nominal	44	33	3	
13	00		Reserved	45	39	9	
14	00		Length (9 µm) - km	46	2D	-	
15	00		Length (9 µm)	47	52	R	
16	0F		Length (50 µm)	48	33	3	
17	07		Length (62.5 µm)	49	35	5	-
18	00		Length (copper)	50	2D	-	
19	00	-	Reserved	51	4C	L	
20	49	1	Vendor name	52	35	5	
21	6E	n		53	35	5	
22	66	f		54	20		
23	69	i		55	20		
24	6E	n		56	42	В	Vendor revision,
25	65	е		57	31	1	product status
26	6F	0		58	41	А	dependent
27	6E	n	]	59	39	9	]
28	20			60	03		Wavelength
29	46	F	]	61	52		
30	4F	0		62	00		Reserved
31	20			63	21		Check sum of bytes 0 - 62

# EEPROM Serial ID Memory Contents (A0h), V23839-R35-L55

<b>EEPROM Serial ID Memory Contents (A0h), W</b>	/23839-R35-L55 (cont'd)
--	-------------------------

Addr.	Hex	ASCII	Name/Description	Addr.	Hex	ASCII	Name/Description
64	00		Transceiver signal	96	20		Vendor specific
65	1C		options	97	20		EEPROM
66	00		BR, maximum	98	20		
67	4B		BR, minimum	99	20		
68			Vendor serial number	100	20		
69				101	20		
70				102	20		
71				103	20		
72				104	20		
73				105	20		
74				106	20		
75				107	20		
76	20			108	20		
77	20			109	20		
78	20			110	20		
79	20			111	20		
30	20			112	20		
81	20			113	20		
82	20			114	20		
83	20			115	20		
84			Vendor manufacturing	116	20		
35			date code	117	20		
86				118	20		
37				119	20		
88				120	20		
39				121	20		
90	20			122	20		
91	20			123	20		
92	68		Diagnostic monitoring type	124	20		
93	B0	1	Enhanced options	125	20	1	
94	01	1	SFF-8472 compliance	126	20	1	
95	1		Low order 8 bits of the	127	20	1	
			sum of the contents of all the bytes from byte 64 to byte 94, inclusive	128 - 255	00		Vendor specific. Reserved for future use



Addr.	Hex	ASCII	Name/Description	Addr.	Hex	ASCII	Name/Description
0	02		Identifier	32	47	G	Vendor name
1	04		Extended identifier	33	6D	m	
2	07		Connector	34	62	b	]
3	00		Transceiver optical	35	48	Н	
4	00		compatibility	36	00		Reserved
5	00	-		37	00		Vendor OUI
6	01			38	03		
7	40			39	19		
8	40			40	56	V	Vendor part number
9	0C			41	32	2	
10	15			42	33	3	
11	01		Encoding	43	38	8	
12	2B		BR, nominal	44	33	3	
13	00		Reserved	45	39	9	
14	00		Length (9 µm) - km	46	2D	-	
15	00		Length (9 µm)	47	52	R	
16	0F		Length (50 µm)	48	33	3	
17	07		Length (62.5 µm)	49	36	6	-
18	00		Length (copper)	50	2D	-	-
19	00		Reserved	51	4C	L	-
20	49	1	Vendor name	52	35	5	
21	6E	n		53	35	5	1
22	66	f	1	54	20		1
23	69	i		55	20		
24	6E	n		56	44	D	Vendor revision,
25	65	е	]	57	31	1	product status
26	6F	0		58	41	А	dependent
27	6E	n		59	39	9	
28	20			60	03		Wavelength
29	46	F		61	52		
30	4F	0		62	00		Reserved
31	20			63	24		Check sum of bytes 0 - 62

# EEPROM Serial ID Memory Contents (A0h), V23839-R36-L55

<b>EEPROM Serial ID Memory Cor</b>	tents (A0h), V23839-R36-L55 (cont'd)
------------------------------------	--------------------------------------

Addr.	Hex	ASCII	Name/Description	Addr.	Hex	ASCII	Name/Description
64	00		Transceiver signal	96	20		Vendor specific
65	1C		options	97	20		EEPROM
66	00		BR, maximum	98	20		
67	4B		BR, minimum	99	20	-	
68			Vendor serial number	100	20		
69				101	20		
70				102	20		
71				103	20		
72				104	20		
73				105	20		
74				106	20		
75				107	20	_	
76	20			108	20		
77	20			109	20		
78	20			110	20		
79	20			111	20	-	
80	20			112	20		
81	20			113	20		
82	20			114	20		
83	20			115	20		
84			Vendor manufacturing	116	20		
85			date code	117	20		
86				118	20		
87				119	20		
88				120	20		
89				121	20		
90	20			122	20		
91	20			123	20		
92	68		Diagnostic monitoring type	124	20		
93	B0	1	Enhanced options	125	20		
94	01	1	SFF-8472 compliance	126	20		
95			Low order 8 bits of the	127	20	-	
			sum of the contents of all the bytes from byte 64 to byte 94, inclusive	128 - 255	00		Vendor specific. Reserved for future use



# **Digital Diagnostic Monitoring Interface – Intelligent**

#### Alarm and Warning Thresholds (2-Wire Address A2h)

Address	# Bytes	Name	Description	Value
00 - 01	2	Temp High Alarm	MSB at low address	95°C <sup>1)</sup>
02 - 03	2	Temp Low Alarm	MSB at low address	-20°C <sup>1)</sup>
04 - 05	2	Temp High Warning	MSB at low address	90°C <sup>1)</sup>
06 - 07	2	Temp Low Warning	MSB at low address	-15°C <sup>1)</sup>
08 - 09	2	Voltage High Alarm	MSB at low address	3.7 V <sup>2)</sup>
10 - 11	2	Voltage Low Alarm	MSB at low address	2.85 V <sup>2)</sup>
12 - 13	2	Voltage High Warning	MSB at low address	3.63 V <sup>2)</sup>
14 - 15	2	Voltage Low Warning	MSB at low address	2.97 V <sup>2)</sup>
16 - 17	2	Bias High Alarm	MSB at low address	28 mA
18 - 19	2	Bias Low Alarm	MSB at low address	3.1 mA
20 - 21	2	Bias High Warning	MSB at low address	14.8 mA
22 - 23	2	Bias Low Warning	MSB at low address	4.6 mA
24 - 25	2	Tx Power High Alarm	MSB at low address	–3.5 dBm
26 - 27	2	Tx Power Low Alarm	MSB at low address	–8.5 dBm
28 - 29	2	Tx Power High Warning	MSB at low address	–4 dBm
30 - 31	2	Tx Power Low Warning	MSB at low address	–7.5 dBm
32 - 33	2	Rx Power High Alarm	MSB at low address	–4.5 dBm
34 - 35	2	Rx Power Low Alarm	MSB at low address	–16 dBm
36 - 37	2	Rx Power High Warning	MSB at low address	–5 dBm
38 - 39	2	Rx Power Low Warning	MSB at low address	–14 dBm
40 - 55	16	Reserved	Reserved for future monitored quantities	

<sup>1)</sup> A delta exists between actual transceiver temperature and value shown as measurement is taken internal to an IC located on the top side of the iSFF PCB.

<sup>2)</sup> Transceiver voltage measured after input filter with typical 0.1 V voltage drop.



# Calibration Constants for External Calibration Option (2-Wire Address A2h)

Address	# Bytes	Name	Description	Value
56 - 59	4	Rx_PWR (4)	Single precision floating point	0
60 - 63	4	Rx_PWR (3)	calibration data, Rx optical power.	0
64 - 67	4	Rx_PWR (2)		0
68 - 71	4	Rx_PWR (1)		1
72 - 75	4	Rx_PWR (0)		0
76 - 77	2	Tx_I(Slope)	Fixed decimal (unsigned) calibration data, laser bias current.	1
78 - 79	2	Tx_I (Offset)	Fixed decimal (signed two's complement) calibration data, laser bias current.	0
80 - 81	2	Tx_PWR (Slope)	Fixed decimal (unsigned) calibration data, transmitter coupled output power.	1
82 - 83	2	Tx_PWR (Offset)	Fixed decimal (signed two's complement) calibration data, transmitter coupled output power.	0
84 - 85	2	T (Slope)	Fixed decimal (unsigned) calibration data, internal module temperature.	1
86 - 87	2	T (Offset)	Fixed decimal (signed two's complement) calibration data, internal module temperature.	0
88 - 89	2	V (Slope)	Fixed decimal (unsigned) calibration data, internal module supply voltage.	1
90 - 91	2	V (Offset)	Fixed decimal (signed two's complement) calibration data, internal module supply voltage.	0
92 - 94	3	Reserved	Reserved	
95	1	Check sum	Byte 95 contains the low order 8 bits of the sum of bytes 0 - 94.	



Byte	Bit	Name	Description
Conver	ted Analo	g Values. Calibrated 16 Bit	Data.
96	All	Temperature MSB	Internally measured module temperature <sup>1)</sup>
97	All	Temperature LSB	
98	All	V <sub>CC</sub> MSB	Internally measured supply voltage in transceiver
99	All	V <sub>CC</sub> LSB	
100	All	Tx Bias MSB	Internally measured Tx Bias Current
101	All	Tx Bias LSB	
102	All	Tx Power MSB	Measured Tx output power
103	All	Tx Power LSB	
104	All	Rx Power MSB	Measured Rx input power
105	All	Rx Power LSB	
106	All	Reserved MSB	Reserved for 1st future definition of digitized analog input
107	All	Reserved LSB	Reserved for 1st future definition of digitized analog input
108	All	Reserved MSB	Reserved for 2nd future definition of digitized analog input
109	All	Reserved LSB	Reserved for 2nd future definition of digitized analog input
Optiona	al Status/0	Control Bits	
110	7	Tx Disable State <sup>2)</sup>	Digital state of the Tx Disable Input Pin
110	6	Soft Tx Disable <sup>2)</sup>	Read/write bit that allows software disable of laser. Writing 1 disables laser
110	5	Reserved	
110	4	Rx Rate Select State <sup>2)</sup>	Digital state of the SFF Rx Rate Select Input Pin
110	3	Soft Rx Rate Select <sup>2)</sup>	Read/write bit that allows software Rx rate select. Writing 1 selects full bandwidth operation <sup>3)</sup>

### A/D Values and Status Bits (2-Wire Address A2h)



### A/D Values and Status Bits (2-Wire Address A2h) (cont'd)

Byte	Bit	Name	Description
110	2	Tx Fault	Digital state of the Tx Fault Output Pin
110	1	SD	Digital state of the SD Output Pin
110	0	Data_Ready_Bar	Indicates transceiver has achieved power up and data is ready
111	7 - 0	Soft Rx Rate Select <sup>2)</sup>	Rate Select <sup>3)</sup>

<sup>1)</sup> Temperature measurement is performed on an IC located on the top side of the iSFF PCB.

<sup>2)</sup> Not implemented.

<sup>3)</sup> In accordance to SFF Committee SFF-8079 Draft.



# Alarm and Warning Flags (2-Wire Address A2h)

Byte	Bit	Name	Description
112	7	Temp High Alarm	Set when internal temperature exceeds high alarm level
112	6	Temp Low Alarm	Set when internal temperature is below low alarm level
112	5	V <sub>CC</sub> High Alarm	Set when internal supply voltage exceeds high alarm level
112	4	V <sub>CC</sub> Low Alarm	Set when internal supply voltage is below low alarm level
112	3	Tx Bias High Alarm	Set when Tx Bias current exceeds high alarm level
112	2	Tx Bias Low Alarm	Set when Tx Bias current is below low alarm level
112	1	Tx Power High Alarm	Set when Tx output power exceeds high alarm level
112	0	Tx Power Low Alarm	Set when Tx output power is below low alarm level
113	7	Rx Power High Alarm	Set when received power exceeds high alarm level
113	6	Rx Power Low Alarm	Set when received power is below low alarm level
113	5	Reserved Alarm	
113	4	Reserved Alarm	
113	3	Reserved Alarm	
113	2	Reserved Alarm	
113	1	Reserved Alarm	
113	0	Reserved Alarm	
114	All	Reserved	
115	All	Reserved	
116	7	Temp High Warning	Set when internal temperature exceeds high warning level
116	6	Temp Low Warning	Set when internal temperature is below low warning level
116	5	V <sub>CC</sub> High Warning	Set when internal supply voltage exceeds high warning level



# Alarm and Warning Flags (2-Wire Address A2h) (cont'd)

Byte	Bit	Name	Description
116	4	V <sub>CC</sub> Low Warning	Set when internal supply voltage is below low warning level
116	3	Tx Bias High Warning	Set when Tx bias current exceeds high warning level
116	2	Tx Bias Low Warning	Set when Tx bias current is below low warning level
116	1	Tx Power High Warning	Set when Tx output power exceeds high warning level
116	0	Tx Power Low Warning	Set when Tx output power is below low warning level
117	7	Rx Power High Warning	Set when received power exceeds high warning level
117	6	Rx Power Low Warning	Set when received power is below low warning level
117	5	Reserved Warning	
117	4	Reserved Warning	
117	3	Reserved Warning	
117	2	Reserved Warning	
117	1	Reserved Warning	
117	0	Reserved Warning	
118	All	Reserved	
119	All	Reserved	

# Vendor Specific Memory Addresses (2-Wire Address A2h)

Address	# Bytes	Name	Description
120 -127	8	Vendor Specific	Vendor specific

### User EEPROM (2-Wire Address A2h)

Address	# Bytes	Name	Description	
128 - 247	120	User EEPROM	User writable EEPROM	
248 - 255	8	Vendor Specific	Vendor specific control functions	









Figure 8 Example iSFF Host Board Schematic and Recommended Host Board Supply Filtering Network



# **Package Outlines**

# **Package Outlines**



# Figure 9

#### V23839-R3x-L55

Revision History: Previous Version:		2004-06-25	DS2			
		2004-02-13				
Page	Subjects (I	Subjects (major changes since last revision)				
4	Description changed					
11, 13, 22, 26, 28	Tables cha	nged				
18	Eye Safety Table Lase	changed <b>r Emission Data</b> changed				
32	Figure 8 H	ost Board Schematic changed				
33	Package O	utlines changed				

Edition 2004-06-25 Published by Infineon Technologies AG, St.-Martin-Strasse 53, 81669 München, Germany © Infineon Technologies AG 2004. All Rights Reserved.

#### Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.