


The SR71010A is a true 2-way superscalar MIPS64™

microprocessor with a 9-stage pipeline designed for high performance applications such as networking, image processing and internet servers. The highly efficient architecture can operate up to a maximum frequency of 600MHz, and includes dual instruction fetch, up to 6-issue, up to 6-execute, and dual-commit, to sustain an instruction throughput rate of 2 instructions per cycle. Instruction execution efficiency is maximized for the deep pipeline by including sophisticated branch prediction techniques, that keep the pipeline fully utilized. The SR71010A also maximizes system performance and reduces system cost with integrated on-chip 512 KByte L2 cache, L3 cache controller and L3 cache tags.

The SR71010A is a fully static design with dynamic power saving features that minimize power consumption. The high performance system interface, which is fully compatible to R4xxx/5xxx/7xxx SysAD interface, can operate up to 133MHz with split transactions and out-of-order return. The SR71010A includes a high-performance floating point unit (FPU) that is fully MIPS64 compliant. The FPU is decoupled from the integer pipeline enabling autonomous integer and floating point operations.



SR71010A Architecture Block Diagram

High performance architecture

- Fully MIPS64 Instruction Set Architecture (ISA) compliant

True 2-way superscalar architecture

- Dual fetch, dual dispatch, up to 6-issue, up to 6-execute, dual-commit
- Maximum operation rate of pipeline: 2 instructions per cycle
- Out-of-order issue and dispatch
- In-order retires

9-stage pipeline for high clock frequency

- Optimized pipeline bypass architecture for minimizing instruction interdependent stalls

Intelligent dynamic branch prediction

- Bi-modal 3Kbit table, Branch predictor
- Keeps pipeline full and minimizes branch mis-predict penalties
- Speculative execution down predicted paths
- Maximizes sustainable performance

Low power consumption

- Fully static design
- Clock enabled registers for improved power management
- Dynamic activation of sense amps. in caches

High-performance system interface

- Compatible with R4xxx/5xxx/7xxx SysAD interface
- 133 MHz with split transactions and out-of-order return

High-performance floating point

- Fully MIPS64 compliant
- IEEE - 754 compatible
- Decoupled from Integer pipeline

Extended features:

- 10 interrupts, 64 dual-entry TLB
- Variable page sizes from 4 KBytes to 256 MBytes
- JTAG interface compatible with IEEE 1149.1

Cache Hierarchy

Primary Instruction Cache - (L1)

- 32 KB, 32 byte line
- 4-way set associative
- Line Locking

Primary Data Cache - (L1)

- 32 KB, 32 byte line
- 4-way set associative
- Line Locking
- Write Back, Write Through (Write-Allocate/No-Write-Allocate), Bypass L2-L3

Secondary Unified Cache - (L2)

- 512 KB on chip
- 8-way set associative
- 32-byte line, line locking

Tertiary cache - (L3)

- On-chip tag rams supporting:
- 2, 4, 8, or 16 MB external cache
- 8-way set associative
- 32 byte line, line locking



S R 7 1 0 1 0 A - 450 & 600 M h z

Core frequency		450MHz & 600 Mhz	
Instruction cache	32 KByte	Interface bus width	64-bit
Data cache	32 KByte	Interface bus frequency	Up to 133 MHz
L2 cache	512 KByte	Process	0.15um
L3 TAG	On-chip	Core VCC	1.6V - 1.8V
L3 cache	Up to 16 MByte	I/O VCC	2.5V or 3.3V
Package	256TBGA 304 TBGA		

S R 7 1 0 1 0 A - X X X - X T

SandCraft
Designator

CPU
Speed

Package Size
Package Type

DEVELOPMENT TOOLS

Compilers:	RedHat (Cygnus)
Operating systems:	Wind River: Vxworks RedHat: Linux
Simulation tools:	SandCraft
Development boards:	SandCraft, Marvell

APPLICATIONS

<p>Internet</p> <ul style="list-style-type: none"> • Storage servers • Web servers <p>Image processing</p> <ul style="list-style-type: none"> • Copiers • Printers 	<p>Networking</p> <ul style="list-style-type: none"> • Access • Routers • Switches <p>Workstations</p>
--	---

CONTACT US

SandCraft, Inc.
3003 Bunker Hill Lane
Suite 101
Santa Clara, CA 95054

www.sandcraft.com
Phone: (408) 490-3200
FAX: (408) 490-3111
Email: sales@sandcraft.com

MIPS64™ is a trademark of MIPS

Copyright © 2002 SandCraft rev 2.0

ENGINES FOR THE DIGITAL AGE™

