

# NB100LVEP222

## 2.5 V/3.3 V 1:15 Differential ECL/PECL ÷1/÷2 Clock Driver

The NB100LVEP222 is a low skew 1:15 differential ÷1/÷2 ECL fanout buffer designed with clock distribution in mind. The LVECL/LVPECL input signal pairs can be used in a differential configuration or single-ended (with  $V_{BB}$  output reference bypassed and connected to the unused input of a pair). Either of two fully differential clock inputs may be selected. Each of the four output banks of 2, 3, 4, and 6 differential pairs may be independently configured to fanout 1X or 1/2X of the input frequency. When the output banks are configured with the ÷1 mode, data can also be distributed. The LVEP222 specifically guarantees low output to output skew. Optimal design, layout, and processing minimize skew within a device and from lot to lot. This device is an improved version of the MC100LVE222 with higher speed capability and reduced skew.

The  $f_{sel}$  pins and  $CLK\_Sel$  pin are asynchronous control inputs. Any changes may cause indeterminate output states requiring an MR pulse to resynchronize any 1/2X outputs (See Figure 3). Unused output pairs should be left unterminated (open) to reduce power and switching noise.

The NB100LVEP222, as with most ECL devices, can be operated from a positive  $V_{CC}/V_{CC0}$  supply in LVPECL mode. This allows the LVEP222 to be used for high performance clock distribution in +2.5/3.3 V systems. In a PECL environment series or Thevenin line, terminations are typically used as they require no additional power supplies. For more information on using PECL, designers should refer to Application Note AN1406/D. For a SPICE model, refer to Application Note AN1560/D.

The  $V_{BB}$  pin, an internally generated voltage supply, is available to this device only. For single-ended LVPECL input conditions, the unused differential input is connected to  $V_{BB}$  as a switching reference voltage.  $V_{BB}$  may also rebias AC coupled inputs. When used, decouple  $V_{BB}$  and  $V_{CC}/V_{CC0}$  via a 0.01  $\mu$ F capacitor and limit current sourcing or sinking to 0.5 mA. When not used,  $V_{BB}$  should be left open. Single-ended CLK input operation is limited to a  $V_{CC}/V_{CC0} \geq 3.0$  V in LVPECL mode, or  $V_{EE} \leq -3.0$  V in NECL mode.

- 20 ps Output-to-Output Skew
- 85 ps Part-to-Part Skew
- Selectable 1x or 1/2x Frequency Outputs
- LVPECL Mode Operating Range:  
 $V_{CC}/V_{CC0} = 2.375$  V to 3.8 V with  $V_{EE} = 0$  V
- NECL Mode Operating Range:  
 $V_{CC}/V_{CC0} = 0$  V with  $V_{EE} = -2.375$  V to  $-3.8$  V
- Internal Input Pulldown Resistors
- Performance Upgrade to ON Semiconductor's MC100LVE222
- $V_{BB}$  Output
- Pb-Free Packages are Available\*


\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




ON Semiconductor®

<http://onsemi.com>

### MARKING DIAGRAM\*



52-LEAD LQFP  
THERMALLY ENHANCED  
CASE 848H  
FA SUFFIX



A = Assembly Location  
WL = Wafer Lot  
YY = Year  
WW = Work Week  
G = Pb-Free Package


\*For additional information, see Application Note AND8002/D

### ORDERING INFORMATION

Device	Package	Shipping†
NB100LVEP222FA	LQFP-52	160 Units/Tray
NB100LVEP222FAR2	LQFP-52	1500/Tape & Reel
NB100LVEP222FAG	LQFP-52 (Pb-Free)	160 Units/Tray
NB100LVEP222FARG	LQFP-52 (Pb-Free)	1500/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# NB100LVEP222



All  $V_{CC}$ ,  $V_{CC0}$ , and  $V_{EE}$  pins must be externally connected to appropriate Power Supply to guarantee proper operation.  $V_{CC}$  pin internally connected to  $V_{CC0}$  pins. The thermally conductive exposed pad on package bottom (see package case drawing) must be attached to a heat-sinking conduit. This exposed pad is electrically connected to  $V_{EE}$  internally.

Figure 1. 52-Lead LQFP Pinout (Top View)

## PIN DESCRIPTION

PIN	FUNCTION
CLK0*, $\overline{CLK0}$ **	ECL Differential Input Clock
CLK1*, $\overline{CLK1}$ **	ECL Differential Input Clock
CLK_Sel*	ECL Clock Select
MR*	ECL Master Reset
Qa0:1, $\overline{Qa0}$ :1	ECL Differential Outputs
Qb0:2, $\overline{Qb0}$ :2	ECL Differential Outputs
Qc0:3, $\overline{Qc0}$ :3	ECL Differential Outputs
Qd0:5, $\overline{Qd0}$ :5	ECL Differential Outputs
fseln*	ECL $\div 1$ or $\div 2$ Select
$V_{BB}$	Reference Voltage Output
$V_{CC}$ , $V_{CC0}$	Positive Supply, $V_{CC} = V_{CC0}$
$V_{EE}$ ***	Negative Supply
NC	No Connect

\* Pins will default LOW when left open.

\*\* Pins will default HIGH when left open.

\*\*\* The thermally conductive exposed pad on the bottom of the package is electrically connected to  $V_{EE}$  internally.

## FUNCTION TABLE

Input	Function	
	L	H
MR	Active	Reset
CLK_Sel	CLK0	CLK1
fseln	$\div 1$	$\div 2$

# NB100LVEP222




Figure 2. Logic Diagram




Figure 3. Master Reset (MR) Timing Diagram

# NB100LVEP222

## ATTRIBUTES

Characteristics	Value
Internal Input Pulldown Resistor	75 k $\Omega$
Internal Input Pullup Resistor	37.5 k $\Omega$
ESD Protection	Human Body Model Machine Model Charged Device Model
	> 2 kV > 200 V > 2 kV
Moisture Sensitivity (Note 1)	Level 3
Flammability Rating	Oxygen Index: 28 to 34 UL 94 V-0 @ 0.125"
Transistor Count	821 Devices
Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test	

1. For additional information, refer to Application Note AND8003/D.

## MAXIMUM RATINGS (Note 2)

Symbol	Parameter	Condition 1	Condition 2	Rating	Units
$V_{CC}/V_{CC0}$	PECL Mode Power Supply	$V_{EE} = 0\text{ V}$		6	V
$V_{EE}$	NECL Mode Power Supply	$V_{CC}/V_{CC0} = 0\text{ V}$		-6	V
$V_I$	PECL Mode Input Voltage NECL Mode Input Voltage	$V_{EE} = 0\text{ V}$ $V_{CC}/V_{CC0} = 0\text{ V}$	$V_I \leq V_{CC}/V_{CC0}$ $V_I \geq V_{EE}$	6 to 0 -6 to 0	V V
$I_{out}$	Output Current	Continuous Surge		50 100	mA mA
$I_{BB}$	$V_{BB}$ Sink/Source			$\pm 0.5$	mA
TA	Operating Temperature Range			-40 to +85	$^{\circ}\text{C}$
$T_{stg}$	Storage Temperature Range			-65 to +150	$^{\circ}\text{C}$
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient) (See Application Information)	0 LFPM 500 LFPM	52 LQFP 52 LQFP	35.6 30	$^{\circ}\text{C}/\text{W}$ $^{\circ}\text{C}/\text{W}$
$\theta_{JC}$	Thermal Resistance (Junction-to-Case) (See Application Information)	0 LFPM 500 LFPM	52 LQFP 52 LQFP	3.2 6.4	$^{\circ}\text{C}/\text{W}$ $^{\circ}\text{C}/\text{W}$
$T_{sol}$	Wave Solder	< 2 to 3 sec @ 248 $^{\circ}\text{C}$		265	$^{\circ}\text{C}$

2. Maximum Ratings are those values beyond which device damage may occur.

## LVPECL DC CHARACTERISTICS $V_{CC} = V_{CC0} = 2.5\text{ V}$ ; $V_{EE} = 0\text{ V}$ (Note 3)

Symbol	Characteristic	-40 $^{\circ}\text{C}$			25 $^{\circ}\text{C}$			85 $^{\circ}\text{C}$			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$I_{EE}$	Power Supply Current	100	125	150	104	130	156	112	140	168	mA
$V_{OH}$	Output HIGH Voltage (Note 4)	1355	1480	1605	1355	1480	1605	1355	1480	1605	mV
$V_{OL}$	Output LOW Voltage (Note 4)	555	680	900	555	680	900	555	680	900	mV
$V_{IH}$	Input HIGH Voltage (Single-Ended) (Note 5)	1335		1620	1335		1620	1275		1620	mV
$V_{IL}$	Input LOW Voltage (Single-Ended) (Note 5)	555		900	555		900	555		900	mV
$V_{IHCMR}$	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 6) (Figure 5)	1.2		2.5	1.2		2.5	1.2		2.5	V
$I_{IH}$	Input HIGH Current			150			150			150	$\mu\text{A}$
$I_{IL}$	Input LOW Current	CLK CLK	0.5 -150		0.5 -150			0.5 -150			$\mu\text{A}$

NOTE: 100LVEP circuits are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established.

The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lpm is maintained.

3. Input and output parameters vary 1:1 with  $V_{CC}/V_{CC0}$ .  $V_{EE}$  can vary + 0.125 V to -1.3 V.

4. All loading with 50  $\Omega$  to  $V_{CC}/V_{CC0} - 2.0\text{ V}$ .

5. Do not use  $V_{BB}$  Pin #10 at  $V_{CC}/V_{CC0} < 3.0\text{ V}$  (see AND8066).

6.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ ,  $V_{IHCMR}$  max varies 1:1 with  $V_{CC}/V_{CC0}$ . The  $V_{IHCMR}$  range is referenced to the most positive side of the differential input signal.

# NB100LVEP222

## LVPECL DC CHARACTERISTICS $V_{CC} = V_{CC0} = 3.3\text{ V}$ ; $V_{EE} = 0.0\text{ V}$ (Note 7)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$I_{EE}$	Power Supply Current	100	125	150	104	130	156	112	140	168	mA
$V_{OH}$	Output HIGH Voltage (Note 8)	2155	2280	2405	2155	2280	2405	2155	2280	2405	mV
$V_{OL}$	Output LOW Voltage (Note 8)	1355	1480	1700	1355	1480	1700	1355	1480	1700	mV
$V_{IH}$	Input HIGH Voltage (Single-Ended)	2135		2420	2135		2420	2135		2420	mV
$V_{IL}$	Input LOW Voltage (Single-Ended)	1355		1700	1355		1700	1355		1700	mV
$V_{BB}$	Output Reference Voltage (Note 9)	1775	1875	1975	1775	1875	1975	1775	1875	1975	mV
$V_{IHCMR}$	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 10) (Figure 5)	1.2		3.3	1.2		3.3	1.2		3.3	V
$I_{IH}$	Input HIGH Current			150			150			150	$\mu\text{A}$
$I_{IL}$	Input LOW Current	CLK CLK	0.5 -150		0.5 -150			0.5 -150			$\mu\text{A}$

NOTE: 100LVEP circuits are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established.

The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lpm is maintained.

7. Input and output parameters vary 1:1 with  $V_{CC}/V_{CC0}$ .  $V_{EE}$  can vary +0.925 V to -0.5 V.

8. All loading with 50  $\Omega$  to  $V_{CC}/V_{CC0} - 2.0\text{ V}$ .

9. Single ended input operation is limited  $V_{CC}/V_{CC0} \geq 3.0\text{ V}$  in LVPECL mode.

10.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ ,  $V_{IHCMR}$  max varies 1:1 with  $V_{CC}/V_{CC0}$ . The  $V_{IHCMR}$  range is referenced to the most positive side of the differential input signal.

## LVNECL DC CHARACTERISTICS $V_{CC} = V_{CC0} = 0.0\text{ V}$ ; $V_{EE} = -3.8\text{ V}$ to $-2.375\text{ V}$ (Note 11)

Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$I_{EE}$	Power Supply Current	100	125	150	104	130	156	112	140	168	mA
$V_{OH}$	Output HIGH Voltage (Note 12)	-1145	-1020	-895	-1145	-1020	-895	-1145	-1020	-895	mV
$V_{OL}$	Output LOW Voltage (Note 12)	-1945	-1820	-1600	-1945	-1820	-1600	-1945	-1820	-1600	mV
$V_{IH}$	Input HIGH Voltage (Single Ended)	-1165		-880	-1165		-880	-1165		-880	mV
$V_{IL}$	Input LOW Voltage (Single Ended)	-1945		-1600	-1945		-1600	-1945		-1600	mV
$V_{BB}$	Output Reference Voltage (Note 13)	-1525	-1425	-1325	-1525	-1425	-1325	-1525	-1425	-1325	mV
$V_{IHCMR}$	Input HIGH Voltage Common Mode Range (Differential Configuration) (Note 14) (Figure 5)	$V_{EE} + 1.2$		0.0	$V_{EE} + 1.2$		0.0	$V_{EE} + 1.2$		0.0	V
$I_{IH}$	Input HIGH Current			150			150			150	$\mu\text{A}$
$I_{IL}$	Input LOW Current	CLK CLK	0.5 -150		0.5 -150			0.5 -150			$\mu\text{A}$

NOTE: 100LVEP circuits are designed to meet the DC specifications shown in the above table, after thermal equilibrium has been established.

The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 lpm is maintained.

11. Input and output parameters vary 1:1 with  $V_{CC}/V_{CC0}$ .

12. All loading with 50  $\Omega$  to  $V_{CC}/V_{CC0} - 2.0\text{ V}$ .

13. Single ended input operation is limited  $V_{EE} \leq -3.0\text{ V}$  in NECL mode.

14.  $V_{IHCMR}$  min varies 1:1 with  $V_{EE}$ ,  $V_{IHCMR}$  max varies 1:1 with  $V_{CC}/V_{CC0}$ . The  $V_{IHCMR}$  range is referenced to the most positive side of the differential input signal.

# NB100LVEP222

**AC CHARACTERISTICS**  $V_{CC} = V_{CC0} = 2.375$  to  $3.8$  V;  $V_{EE} = 0.0$  V or  $V_{CC} = V_{CC0} = 0.0$  V;  $V_{EE} = -2.375$  to  $-3.8$  V (Note 15)


Symbol	Characteristic	-40°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
$V_{Opp}$	Differential Output Voltage (Figure 4) $f_{out} = 50$ MHz $f_{out} = 0.8$ GHz $f_{out} = 1.0$ GHz	500	600		500	600		500	600		mV
$t_{PLH}$ $t_{PHL}$	Propagation Delay (Differential Configuration) CLKx-Qx MR-Qxx	650	800	900	700	875	1000	850	975	1150	ps
$t_{skew}$	Within-Device Skew (Note 16) (+1 Mode) - Qa[0:1] - Qb[0:2] - Qc[0:3] - Qd[0:5]  - QaN, QbN, QdN - All Outputs		10	40		10	40		10	40	ps
$t_{skew}$	Within-Device Skew (Note 16) (+2 Mode) - Qa[0:1] - Qb[0:2] - Qc[0:3] - Qd[0:5]  - QaN, QbN, QdN - All Outputs		15	70		10	40		15	70	ps
$t_{skew}$	Device-to-Device Skew (Differential Configuration) (Note 17)		85	300		85	300		85	300	ps
$t_{JITTER}$	Random Clock Jitter (Figure 4) (RMS)		1	5		1	4		1	5	ps
$V_{PP}$	Input Swing (Differential Configuration) (Note 18) (Figure 5)	150	800	1200	150	800	1200	150	800	1200	mV
DCO	Output Duty Cycle	49.5	50	50.5	49.5	50	50.5	49.5	50	50.5	%
$t_r/t_f$	Output Rise/Fall Time 20%-80%	100	200	300	100	200	300	150	250	350	ps

15. Measured with LVPECL 750 mV source, 50% duty cycle clock source. All outputs loaded with  $50 \Omega$  to  $V_{CC}/V_{CC0} - 2.0$  V.

16. Skew is measured between outputs under identical transitions and operating conditions.

17. Device-to-Device skew for identical transitions at identical  $V_{CC}/V_{CC0}$  levels.

18.  $V_{PP}$  is the differential configuration input voltage swing required to maintain AC characteristics including  $t_{PD}$  and device-to-device skew.



**Figure 4. Output Voltage ( $V_{Opp}$ ) versus Input Frequency and Random Clock Jitter ( $t_{JITTER}$ ) @ 25°C**

## NB100LVEP222




Figure 5. LVPECL Differential Input Levels




Figure 6. Typical Termination for Output Driver and Device Evaluation  
(Refer to Application Note AND8020 – Termination of ECL Logic Devices)

### Resource Reference of Application Notes

- AN1405 – ECL Clock Distribution Techniques
- AND8002 – Marking and Date Codes
- AND8009 – ECLinPS Plus Spice I/O Model Kit
- AND8020 – Termination of ECL Logic Devices
- AND8066 – Interfacing with ECLinPS

For an updated list of Application Notes, please see our website at <http://onsemi.com>.

APPLICATIONS INFORMATION

Using the thermally enhanced package of the NB100LVPE222

The NB100LVPE222 uses a thermally enhanced 52-lead LQFP package. The package is molded so that a portion of the leadframe is exposed at the surface of the package bottom side. This exposed metal pad will provide the low thermal impedance that supports the power consumption of the NB100LVPE222 high-speed bipolar integrated circuit and will ease the power management task for the system design. In multilayer board designs, a thermal land pattern on the printed circuit board and thermal vias are recommended to maximize both the removal of heat from the package and electrical performance of the NB100LVPE222. The size of the land pattern can be larger, smaller, or even take on a different shape than the exposed pad on the package. However, the solderable area should be at least the same size and shape as the exposed pad on the package. Direct soldering of the exposed pad to the thermal land will provide an efficient thermal conduit. The thermal vias will connect the exposed pad of the package to internal copper planes of the board. The number of vias, spacing, via diameters and land pattern design depend on the application and the amount of heat to be removed from the package.

Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern.

The recommended thermal land design for NB100LVPE222 applications on multi-layer boards comprises a 4 X 4 thermal via array using a 1.2 mm pitch as shown in Figure 7 providing an efficient heat removal path.




Figure 7. Recommended Thermal Land Pattern

The via diameter should be approximately 0.3 mm with 1 oz. copper via barrel plating. Solder wicking inside the via may result in voiding during the solder process and must be avoided. If the copper plating does not plug the vias, stencil print solder paste onto the printed circuit pad. This will

supply enough solder paste to fill those vias and not starve the solder joints. The attachment process for the exposed pad package is equivalent to standard surface mount packages. Figure 8, "Recommended solder mask openings", shows a recommended solder mask opening with respect to a 4 X 4 thermal via array. Because a large solder mask opening may result in a poor rework release, the opening should be subdivided as shown in Figure 8. For the nominal package standoff of 0.1 mm, a stencil thickness of 5 to 8 mils should be considered.




Figure 8. Recommended Solder Mask Openings

Proper thermal management is critical for reliable system operation. This is especially true for high-fanout and high output drive capability products.

For thermal system analysis and junction temperature calculation the thermal resistance parameters of the package is provided:

Table 1. Thermal Resistance \*

LFPM	$\theta_{JA}$ °C/W	$\theta_{JC}$ °C/W
0	35.6	3.2
100	32.8	4.9
500	30.0	6.4

\* Junction to ambient and Junction to board, four-conductor layer test board (2S2P) per JESD 51-8


These recommendations are to be used as a guideline, only. It is therefore recommended that users employ sufficient thermal modeling analysis to assist in applying the general recommendations to their particular application to assure adequate thermal performance. The exposed pad of the NB100LVPE222 package is electrically shorted to the substrate of the integrated circuit and  $V_{EE}$ . The thermal land should be electrically connected to  $V_{EE}$ .



# NB100LVEP222

## PACKAGE DIMENSIONS


### LQFP 52 LEAD EXPOSED PAD PACKAGE CASE 848H-01 ISSUE A



**NOTES:**

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MM.
3. DATUM PLANE "E" IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING PLANE.
4. DATUM "X", "Y" AND "Z" TO BE DETERMINED AT DATUM PLANE DATUM "E".
5. DIMENSIONS M AND L TO BE DETERMINED AT SEATING PLANE DATUM "T".
6. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 (0.010) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE "E".
7. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM D DIMENSION BY MORE THAN 0.08 (0.003). DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION 0.07 (0.003).

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	10.00 BSC		0.394 BSC	
B	10.00 BSC		0.394 BSC	
C	1.30	1.50	0.051	0.059
D	0.22	0.40	0.009	0.016
F	0.45	0.75	0.018	0.030
G	0.65 BSC		0.026 BSC	
H	1.00 REF		0.039 BSC	
J	0.09	0.20	0.004	0.008
K	0.05	0.20	0.002	0.008
L	12.00 BSC		0.472 BSC	
M	12.00 BSC		0.472 BSC	
N	0.20 REF		0.008 REF	
P	0°	7°	0°	7°
R	0°	---	0°	---
S	---	1.70	---	0.067
V	12° REF		12° REF	
W	12° REF		12° REF	
AA	0.20	0.35	0.008	0.014
AB	0.07	0.16	0.003	0.006
AC	0.08	0.20	0.003	0.008
AD	4.58	4.78	0.180	0.188
AE	4.58	4.78	0.180	0.188



**ON Semiconductor** and **ON** are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor  
P.O. Box 61312, Phoenix, Arizona 85082-1312 USA  
**Phone:** 480-829-7710 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 480-829-7709 or 800-344-3867 Toll Free USA/Canada  
**Email:** [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**N. American Technical Support:** 800-282-9855 Toll Free  
USA/Canada

**Japan:** ON Semiconductor, Japan Customer Focus Center  
2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051  
**Phone:** 81-3-5773-3850

**ON Semiconductor Website:** <http://onsemi.com>

**Order Literature:** <http://www.onsemi.com/litorder>

For additional information, please contact your  
local Sales Representative.