High Voltage Switching Regulator

The MC33365 is a monolithic high voltage switching regulator that is specifically designed to operate from a rectified 240 Vac line source. This integrated circuit features an on-chip 700 V/1.0 A SENSEFET™ power switch, 450 V active off-line startup FET, duty cycle controlled oscillator, current limiting comparator with a programmable threshold and leading edge blanking, latching pulse width modulator for double pulse suppression, high gain error amplifier, and a trimmed internal bandgap reference. Protective features include cycle-by-cycle current limiting, input undervoltage lockout with hysteresis, bulk capacitor voltage sensing, and thermal shutdown. This device is available in a 16-lead dual-in-line package.

- On-Chip 700 V, 1.0 A SENSEFET Power Switch
- Rectified 240 Vac Line Source Operation
- On-Chip 450 V Active Off-Line Startup FET
- Latching PWM for Double Pulse Suppression
- Cycle-By-Cycle Current Limiting
- Input Undervoltage Lockout with Hysteresis
- Bulk Capacitor Voltage Comparator
- Trimmed Internal Bandgap Reference
- Internal Thermal Shutdown





Figure 1. Simplified Application

1




ON Semiconductor®

http://onsemi.com



A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week

PIN CONNECTIONS



ORDERING INFORMATION

Device	Package Shipping	
MC33365P	PDIP-16	25 Units/Rail

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Switch (Pin 16) Drain Voltage Drain Current	V _{DS}	700 1.0	V A
Startup Input Voltage (Pin 1, Note 1) Pin 3 = Gnd Pin 3 ≤ 1000 μF to ground	V _{in}	400 500	V
Power Supply Voltage (Pin 3)	V _{CC}	40	٧
Input Voltage Range Voltage Feedback Input (Pin 10) Compensation (Pin 9) Bulk OK Input (Pin 11) R _T (Pin 6) C _T (Pin 7)	V _{IR}	–1.0 to V _{reg}	V
Thermal Characteristics P Suffix, Dual-In-Line Case 648E Thermal Resistance, Junction-to-Air Thermal Resistance, Junction-to-Case	R _{eJA} R _{eJC}	80 15	°C/W
Operating Junction Temperature	TJ	-25 to +125	°C
Storage Temperature	T _{stg}	-55 to +150	°C

NOTE: ESD data available upon request.

ELECTRICAL CHARACTERISTICS (V_{CC} = 20 V, R_T = 10 k, C_T = 390 pF, $C_{Pin~8}$ = 1.0 μ F, for typical values T_J = 25°C, for min/max values T_J is the operating junction temperature range that applies, unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit	
REGULATOR (Pin 8)						
Output Voltage (I _O = 0 mA, T _J = 25°C)	V _{reg}	5.5	6.5	7.5	V	
Line Regulation (V _{CC} = 20 V to 40 V)	Reg _{line}	-	30	500	mV	
Load Regulation (I _O = 0 mA to 10 mA)	Reg _{load}	_	44	200	mV	
Total Output Variation over Line, Load, and Temperature	V _{reg}	5.3	-	8.0	V	
OSCILLATOR (Pin 7)	•	.,	•	.,		
Frequency	fosc				kHz	
C_T = 390 pF T_J = 25°C (V _{CC} = 20 V) T_J = T_{low} to T_{high} (V _{CC} = 20 V to 40 V) C_T = 2.0 nF T_J = 25°C (V _{CC} = 20 V)		260 255 60	285 - 67.5	310 315 75		
$T_J = T_{low}$ to T_{high} ($V_{CC} = 20 \text{ V to } 40 \text{ V}$)		59	-	76		
Frequency Change with Voltage (V _{CC} = 20 V to 40 V)	$\Delta f_{OSC}/\Delta V$	_	0.1	2.0	kHz	
ERROR AMPLIFIER (Pins 9, 10)						
Voltage Feedback Input Threshold	V_{FB}	2.52	2.6	2.68	V	
Line Regulation (V _{CC} = 20 V to 40 V, T _J = 25°C)	Reg _{line}	_	0.6	5.0	mV	
Input Bias Current (V _{FB} = 2.6 V, T _J = 0 - 125°C)	I _{IB}	_	20	500	nA	
Open Loop Voltage Gain (T _J = 25°C)	A _{VOL}	70	82	94	dB	
Gain Bandwidth Product (f = 100 kHz, T _J = 25°C)	GBW	0.85	1.0	1.15	MHz	
Output Voltage Swing High State (I_{Source} = 100 μ A, V_{FB} < 2.0 V) Low State (I_{Sink} = 100 μ A, V_{FB} > 3.0 V)	V _{OH} V _{OL}	4.0 -	5.3 0.2	- 0.35	V	

^{1.} Maximum power dissipation limits must be observed.

ELECTRICAL CHARACTERISTICS (continued) ($V_{CC} = 20 \text{ V}$, $R_T = 10 \text{ k}$, $C_T = 390 \text{ pF}$, $C_{Pin \ 8} = 1.0 \ \mu\text{F}$, for typical values $T_J = 25^{\circ}\text{C}$, for min/max values T_J is the operating junction temperature range that applies, unless otherwise noted.)

Characteristic	Symbol	Min	Тур	Max	Unit
BULK OK (Pin 11)		-			
Input Threshold Voltage	V_{th}	1.18	1.25	1.32	V
Input Bias Current (V _{BK} < V _{th} , T _J = 0 - 125°C)	I _{IB}	-	100	500	nA
Source Current (Turn on after V _{BK} > V _{th} , T _J = 25°C - 125°C)	I _{SC}	39	-	53	μΑ
PWM COMPARATOR (Pins 7, 9)		•			
Duty Cycle Maximum (V _{FB} = 0 V) Minimum (V _{FB} = 2.7 V)	DC _(max) DC _(min)	48 -	50 0	52 0	%
POWER SWITCH (Pin 16)					
Drain–Source On–State Resistance (I_D = 200 mA) T_J = 25°C T_J = -25°C to +125°C	R _{DS(on)}	- -	15 -	17 39	Ω
Drain-Source Off-State Leakage Current V _{DS} = 650 V	I _{D(off)}	-	0.2	100	μΑ
Rise Time	t _r	-	50	-	ns
Fall Time	t _f	_	50	-	ns
OVERCURRENT COMPARATOR (Pin 16)					
Current Limit Threshold (R _T = 10 k)	I _{lim}	0.5	0.72	0.9	Α
STARTUP CONTROL (Pin 1)					
Peak Startup Current (V_{in} = 400 V) (Note 2) V_{CC} = 0 V V_{CC} = ($V_{th(on)}$ - 0.2 V)	I _{start}	-	2.0 2.0	4.0 4.0	mA
Off-State Leakage Current (V _{in} = 50 V, V _{CC} = 20 V)	I _{D(off)}	-	40	200	μΑ
UNDERVOLTAGE LOCKOUT (Pin 3)	•				
Startup Threshold (V _{CC} Increasing)	V _{th(on)}	11	15.2	18	V
Minimum Operating Voltage After Turn-On	V _{CC(min)}	7.5	9.5	11.5	٧
TOTAL DEVICE (Pin 3)					
Power Supply Current Startup (V _{CC} = 10 V, Pin 1 Open) Operating	I _{CC}	_ _	0.25 3.2	0.5 5.0	mA

^{2.} The device can only guarantee to start up at high temperature below +115°C.




Figure 2. Oscillator Frequency versus Timing Resistor




Figure 3. Power Switch Peak Drain Current versus Timing Resistor




Figure 4. Oscillator Charge/Discharge Current versus Timing Resistor




Figure 5. Maximum Output Duty Cycle versus Timing Resistor Ratio




Figure 6. Error Amp Open Loop Gain and Phase versus Frequency




Figure 7. Error Amp Output Saturation Voltage versus Load Current




Figure 8. Error Amplifier Small Signal Transient Response




Figure 9. Error Amplifier Large Signal Transient Response




Figure 10. Regulator Output Voltage Change versus Source Current




Figure 11. Peak Startup Current versus Power Supply Voltage




Figure 12. Power Switch Drain-Source On-Resistance versus Temperature




Figure 13. Power Switch
Drain-Source Capacitance versus Voltage




Figure 14. Supply Current versus Supply Voltage




Figure 15. P Suffix Transient Thermal Resistance




Figure 16. P Suffix (DIP-16) Thermal Resistance and Maximum Power Dissipation versus P.C.B. Copper Length

PIN FUNCTION DESCRIPTION

Pin	Function	Description		
1	Startup Input	This pin connects directly to the rectified ac line voltage source. Internally Pin 1 is tied to the drain of a high voltage startup MOSFET. During startup, the MOSFET supplies internal bias, a charges an external capacitor that connects from the V _{CC} pin to ground.		
2	-	This pin has been omitted for increased spacing between the rectified ac line voltage on Pin 1 and the V_{CC} potential on Pin 3.		
3	V _{CC}	This is the positive supply voltage input. During startup, power is supplied to this input from Pin 1. When V_{CC} reaches the UVLO upper threshold, the startup MOSFET turns off and power supplied from an auxiliary transformer winding.		
4, 5, 12, 13	Gnd	These pins are the control circuit grounds. They are part of the IC lead frame and provide a thermal path from the die to the printed circuit board.		
6	R _T	Resistor R_T connects from this pin to ground. The value selected will program the Current Limit Comparator threshold and affect the Oscillator frequency.		
7	Ст	Capacitor C_T connects from this pin to ground. The value selected, in conjunction with resistor R_T , programs the Oscillator frequency.		
8	Regulator Output	This 6.5 V output is available for biasing external circuitry. It requires an external bypass capacitor of at least 1.0 μ F for stability.		
9	Compensation	This pin is the Error Amplifier output and is made available for loop compensation. It can be used as an input to directly control the PWM Comparator.		
10	Voltage Feedback Input	This is the inverting input of the Error Amplifier. It has a 2.6 V threshold and normally connects through a resistor divider to the converter output, or to a voltage that represents the converter output.		
11	BOK	This is the non-inverting input of the bulk capacitor voltage comparator. It has an input threshold voltage of 1.25V. This pin is connected through a resistor divider to the bulk capacitor line voltage.		
14, 15	-	These pins have been omitted for increased spacing between the high voltages present on the Power Switch Drain, and the ground potential on Pins 12 and 13.		
16	Power Switch Drain	This pin is designed to directly drive the converter transformer and is capable of switching a maximum of 700 V and 1.0 A.		




Figure 17. Representative Block Diagram




Figure 18. Timing Diagram

OPERATING DESCRIPTION

Introduction

The MC33365 represents a new higher level of integration by providing all the active high voltage power, control, and protection circuitry required for implementation of a flyback or forward converter on a single monolithic chip. This device is designed for direct operation from a rectified 240 Vac line source and requires a minimum number of external components to implement a complete converter. A description of each of the functional blocks is given below, and the representative block and timing diagrams are shown in Figures 17 and 18.

Oscillator and Current Mirror

The oscillator frequency is controlled by the values selected for the timing components R_T and C_T. Resistor R_T programs the oscillator charge/discharge current via the Current Mirror 4 I output, Figure 4. Capacitor C_T is charged and discharged by an equal magnitude internal current source and sink. This generates a symmetrical 50 percent duty cycle waveform at Pin 7, with a peak and valley threshold of 2.6 V and 0.6 V respectively. During the discharge of C_T, the oscillator generates an internal blanking pulse that holds the inverting input of the AND gate Driver high. This causes the Power Switch gate drive to be held in a low state, thus producing a well controlled amount of output deadtime. The amount of deadtime is relatively constant with respect to the oscillator frequency when operating below 1.0 MHz. The maximum Power Switch duty cycle at Pin 16 can be modified from the internal 50% limit by providing an additional charge or discharge current path to C_T, Figure 19. In order to increase the maximum duty cycle, a discharge current resistor R_D is connected from Pin 7 to ground. To decrease the maximum duty cycle, a charge current resistor R_C is connected from Pin 7 to the Regulator Output. Figure 5 shows an obtainable range of maximum output duty cycle versus the ratio of either R_C or R_D with respect to R_T.




Figure 19. Maximum Duty Cycle Modification

The formula for the charge/discharge current along with the oscillator frequency are given below. The frequency formula is a first order approximation and is accurate for C_T values greater than 500 pF. For smaller values of C_T , refer to Figure 2. Note that resistor R_T also programs the Current Limit Comparator threshold.

$$I_{chg/dscg} = \frac{5.4}{RT} \hspace{1cm} f \approx \frac{I_{chg/dscg}}{4CT}$$

PWM Comparator and Latch

The pulse width modulator consists of a comparator with the oscillator ramp voltage applied to the non-inverting input, while the error amplifier output is applied into the inverting input. The Oscillator applies a set pulse to the PWM Latch while C_T is discharging, and upon reaching the valley voltage, Power Switch conduction is initiated. When C_T charges to a voltage that exceeds the error amplifier output, the PWM Latch is reset, thus terminating Power Switch conduction for the duration of the oscillator ramp-up period. This PWM Comparator/Latch combination prevents multiple output pulses during a given oscillator clock cycle. The timing diagram shown in Figure 18 illustrates the Power Switch duty cycle behavior versus the Compensation voltage.

Current Limit Comparator and Power Switch

The MC33365 uses cycle-by-cycle current limiting as a means of protecting the output power switch from overstress. Each on-cycle is treated as a separate situation. Current limiting is implemented by monitoring the output switch current buildup during conduction, and upon sensing an overcurrent condition, immediately turning off the switch for the duration of the oscillator ramp-up period.

The Power Switch is constructed as a SENSEFET allowing a virtually lossless method of monitoring the drain current. It consists of a total of 1462 cells, of which 36 are connected to a 8.1 Ω ground-referenced sense resistor. The Current Sense Comparator detects if the voltage across the sense resistor exceeds the reference level that is present at the inverting input. If exceeded, the comparator quickly resets the PWM Latch, thus protecting the Power Switch. The current limit reference level is generated by the 2.25 I output of the Current Mirror. This current causes a reference voltage to appear across the 405 Ω resistor. This voltage level, as well as the Oscillator charge/discharge current are both set by resistor R_T. Therefore when selecting the values for R_T and C_T, R_T must be chosen first to set the Power Switch peak drain current, while C_T is chosen second to set the desired Oscillator frequency. A graph of the Power Switch peak drain current versus R_T is shown in Figure 3 with the related formula below.

$$I_{pk} = 8.8 \left(\frac{R_{T}}{1000}\right) - 1.077$$

The Power Switch is designed to directly drive the converter transformer and is capable of switching a maximum of 700 V and 1.0 A. Proper device voltage snubbing and heatsinking are required for reliable operation.

A Leading Edge Blanking circuit was placed in the current sensing signal path. This circuit prevents a premature reset of the PWM Latch. The premature reset is generated each time the Power Switch is driven into conduction. It appears as a narrow voltage spike across the current sense resistor, and is due to the MOSFET gate to source capacitance, transformer interwinding capacitance, and output rectifier recovery time. The Leading Edge Blanking circuit has a dynamic behavior in that it masks the current signal until the Power Switch turn—on transition is completed. The current limit propagation delay time is typically 262 ns. This time is measured from when an overcurrent appears at the Power Switch drain, to the beginning of turn—off.

Error Amplifier

An fully compensated Error Amplifier with access to the inverting input and output is provided for primary side voltage sensing, Figure 17. It features a typical dc voltage gain of 82 dB, and a unity gain bandwidth of 1.0 MHz with 78 degrees of phase margin, Figure 6. The noninverting input is internally biased at $2.6 \text{ V} \pm 3.1\%$ and is not pinned out. The Error Amplifier output is pinned out for external loop compensation and as a means for directly driving the PWM Comparator. The output was designed with a limited sink current capability of 270 μ A, allowing it to be easily overridden with a pull–up resistor. This is desirable in applications that require secondary side voltage sensing.

Bulk Capacitor Voltage Comparator

In order to avoid output voltage bouncing during electricity brownout condition, a Bulk Capacitor Voltage Comparator with programmable hysteresis is included in this device. The non-inverting input, pin 11, is connected to the voltage divider comprised of R_{Upper} and R_{Lower} as shown in Figure 20 monitoring the bulk capacitor voltage level. The inverting input is connected to a threshold voltage of 1.25 V internally. As bulk capacitor voltage drops below the pre-programmed level, (Pin 11 drops below 1.25 V), a reset signal will be generated via internal protection logic to the PWM Latch so turning off the Power Switch immediately. An internal current source controlled by the state of the comparator provides a means to program the voltage hysteresis. The following equation shows the relationship between V_{BULK} levels and the voltage divider network resistors.

$$R_{Upper} = 20 \times [\,V_{Bulk_H} - V_{Bulk_L}\,] \quad \text{ in K Ohm}$$

$$R_{Lower} = \frac{25 \times [V_{Bulk_H} - V_{Bulk_L}]}{V_{Bulk_H} - 1.25} \quad \text{in K Ohm}$$




Figure 20. Bulk OK Functional Operation

Undervoltage Lockout

An Undervoltage Lockout comparator has been incorporated to guarantee that the integrated circuit has sufficient voltage to be fully functional before the output stage is enabled. The UVLO comparator monitors the V_{CC} voltage at Pin 3 and when it exceeds 14.5 V, the reset signal is removed from the PWM Latch allowing operation of the Power Switch. To prevent erratic switching as the threshold is crossed, 5.0 V of hysteresis is provided.

Startup Control

An internal Startup Control circuit with a high voltage enhancement mode MOSFET is included within the MC33365. This circuitry allows for increased converter efficiency by eliminating the external startup resistor, and its associated power dissipation, commonly used in most off–line converters that utilize a UC3842 type of controller. Rectified ac line voltage is applied to the Startup Input, Pin 1. This causes the MOSFET to enhance and supply internal bias as well as charge current to the V_{CC} bypass capacitor that connects from Pin 3 to ground. When V_{CC} reaches the UVLO upper threshold of 15.2 V, the IC commences operation and the startup MOSFET is turned off. Operating bias is now derived from the auxiliary transformer winding, and all of the device power is efficiently converted down from the rectified ac line.

The startup MOSFET will provide a steady current of 1.7 mA, Figure 11, as V_{CC} increases or shorted to ground. The startup MOSFET is rated at a maximum of 400 V with V_{CC} shorted to ground, and 500 V when charging a V_{CC} capacitor of 1000 μF or less.

Regulator

A low current 6.5 V regulated output is available for biasing the Error Amplifier and any additional control system circuitry. It is capable of up to 10 mA and has

short–circuit protection. This output requires an external bypass capacitor of at least $1.0~\mu F$ for stability.


Thermal Shutdown and Package

Internal thermal circuitry is provided to protect the Power Switch in the event that the maximum junction temperature is exceeded. When activated, typically at 150°C, the Latch is forced into a 'reset' state, disabling the Power Switch. The Latch is allowed to 'set' when the Power Switch temperature falls below 140°C. This feature is provided to prevent catastrophic failures from accidental device overheating. It is not intended to be used as a substitute for proper heatsinking.

The MC33365 is contained in a heatsinkable plastic dual-in-line package in which the die is mounted on a special heat tab copper alloy lead frame. This tab consists of the four center ground pins that are specifically designed to improve thermal conduction from the die to the circuit board. Figure 16 shows a simple and effective method of utilizing the printed circuit board medium as a heat dissipater by soldering these pins to an adequate area of copper foil. This permits the use of standard layout and mounting practices while having the ability to halve the junction to air thermal resistance. The examples are for a symmetrical layout on a single-sided board with two ounce per square foot of copper.

PACKAGE DIMENSIONS


PDIP-16 **P SUFFIX** CASE 648E-01 **ISSUE O**





- DIMENSIONING AND TOLERANCING PER ANSI Y14 5M 1982
- CONTROLLING DIMENSION: INCH.
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL
- DIMENSION A AND B DOES NOT INCLUDE MOLD PROTRUSION
- MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.25 (0.010).
- ROUNDED CORNER OPTIONAL

	INC	HES	MILLIN	MILLIMETERS		
DIM	MIN	MAX	MIN	MAX		
A	0.740	0.760	18.80	19.30		
В	0.245	0.260	6.23	6.60		
С	0.145	0.175	3.69	4.44		
D	0.015	0.021	0.39	0.53		
F	0.050	0.070	1.27	1.77		
G	0.100 BSC		2.54 BSC			
Н	0.050	BSC	1.27 BSC			
J	0.008	0.015	0.21	0.38		
⊩_K	0.120	0.140	3.05	3.55		
L	0.295	0.305	7.50	7.74		
M	0 °	10°	0 °	10°		
P /	0.200 BSC		5.08	BSC		
R	0.300 BSC		7.62 BSC			
S	0.015	0.035	0.39	0.88		



The product described herein (MC33365), may be covered by one or more of the following U.S. patents: 4,553,084; 5,418,410; 5,477,175. There may be other patents pending.

SENSEFET is a trademark of Semiconductor Components Industries, LLC (SCILLC)

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) and the series are injected to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative