



# CAT24C208

## 8-Kb Dual Port Serial EEPROM

### FEATURES

- Supports Standard and Fast I<sup>2</sup>C protocol\*
- 2.5V to 5.5V operation
- 16-byte page write buffer
- Schmitt triggers and noise protection filters on I<sup>2</sup>C bus input
- Low power CMOS technology
- 1,000,000 program/erase cycles
- 100 year data retention
- Industrial temperature range
- RoHS-compliant 8-lead SOIC package


### DESCRIPTION

The CAT24C208 is an 8-Kbit Dual Port Serial CMOS EEPROM internally organized as 4 segments of 256 bytes each. The CAT24C208 features a 16-byte page write buffer and can be accessed from either of two separate I<sup>2</sup>C compatible ports, DSP (SDA, SCL) and DDC (SDA, SCL).

Arbitration between the two interface ports is automatic and allows the appearance of individual access to the memory from each interface.


For Ordering Information details, see page 12.

### BLOCK DIAGRAM



\* Catalyst Semiconductor is licensed by Philips Corporation to carry the I<sup>2</sup>C Bus Protocol.

## PIN CONFIGURATION



## PIN DESCRIPTION

Pin Number	Pin Name	Function
1	DSP V <sub>CC</sub>	Device power from display controller
2	DSP SCL	The CAT24C208 DSP serial clock bidirectional pin is used to clock all data transfers into or out of the device DSP SDA pin and is also used to block DSP Port access when DDC Port is active.
3	DSP SDA	DSP Serial Data/Address. The bidirectional DSP serial data/address pin is used to transfer data into and out of the device from a display controller. The DSP SDA pin is an open drain output and can be wire-OR'ed with other open drain or open collector outputs.
4	V <sub>SS</sub>	Device ground.
5	DDC SDA	DDC Serial Data/Address. The bidirectional DDC serial data/address pin is used to transfer data into and out of the device from a DDC host. The DDC SDA pin is an open drain output and can be wire-OR'ed with other open drain or open collector outputs.
6	DDC SCL	The CAT24C208 DDC serial clock bidirectional pin is used to clock all data transfers into or out of the device DDC SDA pin, and is used to block DDC Port for access when DSP Port is active.
7	EDID SEL	EDID select. The CAT24C208 EDID select input selects the active bank of memory to be accessed via the DDC SDA/SCL interface as set in the configuration register.
8	DDC V <sub>CC</sub>	Device power when powered from a DDC host.

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Temperature Under Bias .....	-55°C to +125°C	Package Power Dissipation	
Storage Temperature .....	-65°C to +150°C	Capability (T <sub>A</sub> = 25°C) .....	1.0W
Voltage on Any Pin with		Lead Soldering Temperature (10 secs) .....	300°C
Respect to Ground <sup>(2)</sup> .....	-2.0V to +V <sub>CC</sub> + 2.0V	Output Short Circuit Current <sup>(3)</sup> .....	100mA
V <sub>CC</sub> with Respect to Ground .....	-2.0V to +7.0V		

**Reliability Characteristics**

Symbol	Parameter	Reference Test Method	Min	Typ	Max	Units
N <sub>END</sub> <sup>(4)</sup>	Endurance	MIL-STD-883, Test Method 1033	1,000,000			Cycles/Byte
T <sub>DR</sub> <sup>(4)</sup>	Data Retention	MIL-STD-883, Test Method 1008	100			Years
V <sub>ZAP</sub> <sup>(4)</sup>	ESD Susceptibility	JEDEC Standard JESD 22	2000			Volts
I <sub>LTH</sub> <sup>(4)(5)</sup>	Latch-up	JEDEC Standard 17	100			mA

**D.C. OPERATING CHARACTERISTICS**

V<sub>CC</sub> = 2.5V to 5.5V, unless otherwise specified.

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
I <sub>CC</sub>	Power Supply Current	f <sub>SCL</sub> = 100 KHz			3	mA
I <sub>SB</sub>	Standby Current (V <sub>CC</sub> = 5.0V)	V <sub>IN</sub> = GND or either DSP or DDC V <sub>CC</sub>			50	μA
I <sub>LI</sub>	Input Leakage Current	V <sub>IN</sub> = GND to either DSP or DDC V <sub>CC</sub>			10	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>OUT</sub> = GND to either DSP or DDC V <sub>CC</sub>			10	μA
V <sub>IL</sub>	Input Low Voltage		- 1		V <sub>CC</sub> × 0.3	V
V <sub>IH</sub>	Input High Voltage		V <sub>CC</sub> × 0.7		V <sub>CC</sub> + 0.5	V
VHYS	Input Hysteresis		0.05			V
V <sub>OL1</sub>	Output Low Voltage (V <sub>CC</sub> = 3V)	I <sub>OL</sub> = 3 mA			0.4	V
V <sub>CCL1</sub>	Leakage DSP V <sub>CC</sub> to DDC V <sub>CC</sub>				±100	μA
V <sub>CCL2</sub>	Leakage DDC V <sub>CC</sub> to DSP V <sub>CC</sub>				±100	μA

Note:

- (1) Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.
- (2) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V<sub>CC</sub> + 0.5V, which may overshoot to V<sub>CC</sub> + 2.0V for periods of less than 20ns.
- (3) Output shorted for no more than one second. No more than one output shorted at a time.
- (4) This parameter is tested initially and after a design or process change that affects the parameter.
- (5) Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to V<sub>CC</sub> + 1V.

**CAPACITANCE**  $T_A = 25^\circ\text{C}$ ,  $f = 1.0\text{ MHz}$ ,  $V_{CC} = 5\text{V}$ 

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$C_{I/O}^{(1)}$	Input/Output Capacitance (Either DSP or DDC SDA)	$V_{I/O} = 0\text{V}$			8	pF
$C_{IN}^{(1)}$	Input Capacitance (EDID, Either DSP or DDC SCL)	$V_{IN} = 0\text{V}$			6	pF

Note:

(1) This parameter is tested initially and after a design or process change that affects the parameter.

**A.C. CHARACTERISTICS**

$V_{CC} = 2.5\text{V}$  to  $5.5\text{V}$ , unless otherwise specified.

**Read & Write Cycle Limits**

Symbol	Parameter	Min	Max	Units
$F_{SCL}$	Clock Frequency		400	kHz
$T_I^{(1)}$	Noise Suppression Time Constant at SCL, SDA Inputs		100	ns
$t_{AA}$	SCL Low to SDA Data Out and ACK Out		0.9	$\mu\text{s}$
$t_{BUF}^{(1)}$	Time the Bus Must be Free Before a New Transmission Can Start	1.3		$\mu\text{s}$
$t_{HD:STA}$	Start Condition Hold Time	0.6		$\mu\text{s}$
$t_{LOW}$	Clock Low Period	1.3		$\mu\text{s}$
$t_{HIGH}$	Clock High Period	0.6		$\mu\text{s}$
$t_{SU:STA}$	Start Condition Setup Time (for a Repeated Start Condition)	0.6		$\mu\text{s}$
$t_{HD:DAT}$	Data In Hold Time	0		ns
$t_{SU:DAT}$	Data In Setup Time	100		ns
$t_R^{(1)}$	SDA and SCL Rise Time		300	ns
$t_F^{(1)}$	SDA and SCL Fall Time		300	ns
$t_{SU:STO}$	Stop Condition Setup Time	0.6		$\mu\text{s}$
$t_{DH}$	Data Out Hold Time	100		ns

Note:

(1) This parameter is tested initially and after a design or process change that affects the parameter.

(2)  $t_{PUR}$  and  $t_{PUW}$  are the delays required from the time  $V_{CC}$  is stable until the specified operation can be initiated.

**Power-Up Timing(1)(2)**

Symbol	Parameter	Min	Typ	Max	Units
$t_{PUR}$	Power-up to Read Operation			1	ms
$t_{PUW}$	Power-up to Write Operation			1	ms

**Write Cycle Limits**

Symbol	Parameter	Min	Typ	Max	Units
$t_{WR}$	Write Cycle Time			5	ms

The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal program/erase cycle. During the write cycle, the bus interface circuits are disabled, SDA is allowed to remain high, and the device does not respond to its slave address.

## FUNCTIONAL DESCRIPTION

The CAT24C208 has a total memory space of 1K bytes which is accessible from either of two I<sup>2</sup>C interface ports, (DSP\_SDA and DSP\_SCL) or (DDC\_SDA and DDC\_SCL), and with the use of segment pointer at address 60h. On power up and after any instruction, the segment pointer will be in segment 00h for DSP and in segment 00h of the bank selected by the configuration register for DDC.

The entire memory appears as contiguous memory space from the perspective of the display interface (DSP\_SDA and DSP\_SCL), see Table 2, and Figures 11 to Figure 18 for a complete description of the DSP Interface.

A configuration register at addresses 62/63h is used to configure the operation and memory map of the device as seen from the DDC interface, (DDC\_SDA and DDC\_SCL).

Read and write operations can be performed on any location within the memory space from the display DSP interface regardless of the state of the EDID SEL pin or the activity on the DDC interface. From the DDC

interface, the memory space appears as two 512 byte banks of memory, with 2 segments each 00h and 01h in the upper and lower bank, see Table 1.


Each bank of memory can be used to store an E-EDID data structure. However, only one bank can be read through the DDC port at a time. The active bank of memory (that is, the bank that appears at address A0h on the DDC port) is controlled through the configuration register at 62/63h and the EDID\_SEL pin.

No write operations are possible from the DDC interface unless the DDC Write Enable bit is set (WE = 1) in the device configuration register at device address 62h.


The device automatically arbitrates between the two interfaces to allow the appearance of individual access to the memory from each interface.

In a typical E-EDID application the EDID\_SEL pin is usually connected to the “Analog Cable Detect” pin of a VESA M1 compliant, dual-mode (analog and digital) display. In this manner, the E-EDID appearing at address A0h on the DDC port will be either the analog or digital E-EDID, depending on the state of the “Analog Cable Detect” pin (pin C3 of the M1-DA connector). See Figure 1.


**Figure 1.**



**Table 1: DDC Interface**



**Table 2: DSP Interface**



**I<sup>2</sup>C Bus Protocol**

The following defines the features of the I<sup>2</sup>C bus protocol:

- (1) Data transfer may be initiated only when the bus is not busy.
- (2) During a data transfer, the data line must remain stable whenever the clock line is high. Any changes in the data line while the clock line is high will be interpreted as a START or STOP condition.

**START Condition**

The START Condition precedes all commands to the device, and is defined as a HIGH to LOW transition of either SDA when the respective SCL is HIGH. The CAT24C208 monitors the SDA and SCL lines and will not respond until this condition is met.

**STOP Condition**

A LOW to HIGH transition of SDA when SCL is HIGH determines the STOP condition. All operations must end with a STOP condition.

**Acknowledge**


After a successful data transfer, each receiving device is required to generate an acknowledge. The acknowledging device pulls down the respective SDA line during the ninth clock cycle, signaling that it received the 8 bits of data.

The CAT24C208 responds with an acknowledge after receiving a START condition and its slave address. If the device has been selected along with a write operation, it responds with an acknowledge after receiving each 8-bit byte.

When the CAT24C208 is in a READ mode it transmits 8 bits of data, releases the respective SDA line, and monitors the line for an acknowledge. Once it receives this acknowledge, the CAT24C208 will continue to transmit data. If no acknowledge is sent by the Master, the device terminates data transmission and waits for a STOP condition.

After an unsuccessful data transfer an acknowledge will not be issued (NACK) by the slave (CAT24C208), and the master should abort the sequence. If continued the device will read from or write to the wrong address in the two instruction format with the segment pointers.

**Figure 2. Acknowledge Timing**



## DEVICE ADDRESSING

### DDC Interface

Both the DDC and DSP interfaces to the device are based on the I<sup>2</sup>C bus serial interface. All memory space operations are done at the A0/A1 DDC address pair. As such, all write operations to the memory space are done at DDC address A0h and all read operations of the memory space are done at DDC address A1h.

Figure 3 shows the bit sequence of a random read from anywhere within the memory space. The word offset determines which of the 256 bytes within segment 00h


is being read. Here the segment 00h can be at the lower or upper bank depending on the configuration register.

Sequential reads can be done in much the same manner by reading successive bytes after each acknowledge without generating a stop condition. See Figure 4. The device automatically increments the word offset value (8-bit value) and with wraparound in the same segment 00h to read maximum of 256 bytes.

**Figure 3. Random Access Read (Segment 00h only)**



**Figure 4. Sequential Read (Segment 00h only)**




Figures 5 and 6 show the byte and page write respectively. The configuration register must have the WE bit set to 1 prior to any write on DDC Port. Only the segment 00h can be accessed of either lower or upper bank.

**Figure 5. Byte Write (Segment 00h only)**



**Figure 6. Page Write (Segment 00h only)**



The segment pointer is at the address 60h and is write-only. This means that a memory access at 61h will give undefined results. The segment pointer is a volatile register. The device configuration register at 62/63 (hex) is a non-volatile register. The configuration register will be shipped in the erased (set to FFh) state.

The segment pointer is used to expand the available DDC address space while maintaining backward compatibility with older DDC interfaces such as DDC2B. For each value of the 8-bit segment pointer one segment (256 bytes) is available at the A0/A1 pair. The standard DDC 8-bit address is sufficient to address each of the

256 bytes within a segment. Note that if the segment pointer is set to 00h then the device will behave like a standard DDC2B EEPROM.

Read and write with segment pointer can expand the addressable memory to 512 bytes in each bank with wraparound to the next segment in the same bank only. The two banks can be individually selected by the configuration register and EDID Sel pin, as shown in figure 19. The segments are selected by the two bits  $S_1S_0 = 00$  or  $01$  in the segment address.

Figures 7 to 10 show the random read, sequential read, byte write and page write.

**Figure 7. Random Access Read**

START	0110 0000	ACK	xxxx xx $S_1S_0$ Segment ADDRESS	ACK										
START	1010 0000	ACK	A7 - A0 ADDRESS	ACK	START	1010 0001	ACK	DATA	NOACK	STOP				

**Figure 8. Sequential Read**

START	0110 0000	ACK	xxxx xx $S_1S_0$ Segment ADDRESS	ACK										
START	1010 0000	ACK	A7 - A0 ADDRESS	ACK	START	1010 0001	ACK	DATA0	ACK	.....	DATAN	NOACK	STOP	

**Figure 9. Byte Write**

START	0110 0000	ACK	xxxx xx $S_1S_0$ Segment ADDRESS	ACK									
START	1010 0000	ACK	A7 - A0 ADDRESS	ACK	DATA	ACK	STOP						

**Figure 10. Page Write**

START	0110 0000	ACK	xxxx xx $S_1S_0$ Segment ADDRESS	ACK									
START	1010 0000	ACK	A7 - A0 ADDRESS	ACK	DATA0	ACK	.....	DATA15	ACK	STOP			



**DSP Interface**

The DSP interface is similar to I<sup>2</sup>C bus serial interface. Without the segment pointer, the maximum accessible memory space is 256 bytes of segment 00h only. In the

sequential mode the wrap around will be in the same segment also. Figures 11 to 14 show the read and write on the DSP Port.

**Figure 11. Random Access Read**

START	1010 0000	ACK	A7 - A0 ADDRESS	ACK	START	1010 0001	ACK	DATA	NOACK	STOP
-------	-----------	-----	-----------------	-----	-------	-----------	-----	------	-------	------

**Figure 12. Sequential Read**

START	1010 0000	ACK	A7 - A0 ADDRESS	ACK	START	1010 0001	ACK	DATA0	ACK	.....	DATAN	NOACK	STOP
-------	-----------	-----	-----------------	-----	-------	-----------	-----	-------	-----	-------	-------	-------	------

**Figure 13. Byte Write**

START	1010 0000	ACK	A7 - A0 ADDRESS	ACK	DATA	ACK	STOP
-------	-----------	-----	-----------------	-----	------	-----	------

**Figure 14. Page Write**

START	1010 0000	ACK	A7 - A0 ADDRESS	ACK	DATA0	ACK	.....	DATA15	ACK	STOP
-------	-----------	-----	-----------------	-----	-------	-----	-------	--------	-----	------

The segment pointer is used to expand the available DSP port addressable memory to 1k bytes, divided into four segments of 256 bytes each. The four segments are

selected by two bits  $S_1S_0 = 00, 01, 10, 11$  in the segment address. Figures 15 to 18 show the random read, sequential read, byte write and page write.

**Figure 15. Random Access Read**

START	0110 0000	ACK	xxxx xx $S_1S_0$ Segment ADDRESS	ACK									
START	1010 0000	ACK	A7 - A0 ADDRESS	ACK	START	1010 0001	ACK	DATA	NOACK	STOP			

**Figure 16. Sequential Read**

START	0110 0000	ACK	xxxx xx $S_1S_0$ Segment ADDRESS	ACK									
START	1010 0000	ACK	A7 - A0 ADDRESS	ACK	START	1010 0001	ACK	DATA0	ACK	.....	DATAN	NOACK	STOP

**Figure 17. Byte Write**

START	0110 0000	ACK	xxxx xx $S_1S_0$ Segment ADDRESS	ACK									
START	1010 0000	ACK	A7 - A0 ADDRESS	ACK	DATA	ACK	STOP						

**Figure 18. Page Write**

START	0110 0000	ACK	xxxx xx $S_1S_0$ Segment ADDRESS	ACK									
START	1010 0000	ACK	A7 - A0 ADDRESS	ACK	DATA0	ACK	.....	DATA15	ACK	STOP			

## ARBITRATION

The device performs a simplistic arbitration between the DDC and DSP ports. While the arbitration scheme described is not foolproof, it does prevent most errors.

Arbitration logic within the device monitors activity on DDC\_SCL and DSP\_SCL. When both I2C ports are idle, DDC\_SCL and DSP\_SCL are both high and the arbitration logic is inactive. When a START condition is

detected on either port, the opposite port SCL line is pulled low, holding off activity on that port. When the initiating SCL line has remained high for one full second, the arbitration logic assumes that the initiating device is finished and releases the other SCL line. If the non-initiating device has been waiting for access, it can now read or write the device.

## CONFIGURATION REGISTER

Register Function	MSB							LSB
	7	6	5	4	3	2	1	0
Configuration Register	X	X	X	X	WE	AB1	AB0	NB

### Function Description:

NB: Number of memory banks in DDC port memory map. 0 = 2 Banks, 1 = 1 Bank  
 AB0: Active Bank Control Bit 0 (See Figure 19)  
 AB1: Active Bank Control Bit 1 (See Figure 19)  
 WE DDC: Write Enable 0 = Write Disabled, 1 = Write Enabled

**Note:** WE affects only write operations from the DDC port, not the display port. The display port always has write access.

**Figure 19. Configuration Register Truth Table**

AB1	AB0	NB	EDID Select Pin	Active Bank
0	X	0	0	Lower Bank
0	X	0	1	Upper Bank
1	0	0	X	Lower Bank
1	1	0	X	Upper Bank
X	X	1	X	Lower (only) Bank

The configuration register is a non-volatile register and is available from either DSP or DDC port at address 62h/63h for write and read resp.

**Figure 20. Read Configuration Register**


START	0110 0011	ACK	DATA	NO ACK	STOP
-------	-----------	-----	------	--------	------

**Figure 21. Write Configuration Register**

START	0110 0010	ACK	DUMMY ADDRESS	ACK	XXXX WE AB1 AB0 NB	ACK	STOP
-------	-----------	-----	---------------	-----	--------------------	-----	------

## PACKAGING INFORMATION

### 8-Lead 150 MIL SOIC (W)




SYMBOL	MIN	NOM	MAX
A1	0.10		0.25
A	1.35		1.75
b	0.33		0.51
C	0.19		0.25
D	4.80		5.00
E	5.80		6.20
E1	3.80		4.00
e	1.27 BSC		
h	0.25		0.50
L	0.40		1.27
$\theta 1$	0°		8°

**Notes:**

1. All dimensions are in millimeters.
2. Complies with JEDEC specification MS-012.

### EXAMPLE OF ORDERING INFORMATION



**Notes:**

- (1) All packages are RoHS-compliant (Lead-free, Halogen-free).
- (2) The standard lead finish is NiPdAu.
- (3) This device used in the above example is a CAT24C208WI-GT3 (SOIC, Industrial Temperature, NiPdAu, Tape & Reel)
- (4) For additional package and temperature options, please contact your nearest Catalyst Semiconductor Sales office.

## REVISION HISTORY

Date	Rev.	Reason
2/18/2004	C	Changed volt operation to 3V to 5.5V Updated Block Diagram Updated Pin Descriptions Updated DC Operating Characteristics Updated AC Characteristics Changed/Added figures 3 - 21 Updated Ordering Information
03/25/2005	D	Updated Function Description Updated Ordering Information
06/22/06	E	Update Title Update Features Update Description Updated DC Operating Characteristics Updated AC Characteristics Update Arbitration Updated Example of Ordering Information
06/28/06	F	Update Features Update Pin Configurations Update Absolute Maximum Ratings Update Reliability Characteristics Update DC Operating Characteristics Update Figure 2 Update Package Drawing Update Example of Ordering Information

### Copyrights, Trademarks and Patents

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:

DPP™ AE<sup>2</sup>™ MiniPot™

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products.

*CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.*

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.



Catalyst Semiconductor, Inc.  
Corporate Headquarters  
1250 Borregas Avenue  
Sunnyvale, CA 94089  
Phone: 408.542.1000  
Fax: 408.542.1200  
www.catsemi.com

Publication #: 1044  
Revision: F  
Issue date: 06/28/06