
November 1990 Edition 3.0




# **MB87002** 1200 BPS MSK MODEM

### 1200 BPS MSK (Minimum Shift Keying) MODEM

The MB87002 is a 1200-bps CMOS minimum shift keying (MSK) single-chip modem for multichannel access (MCA) and radio communication application. Its operation at low supply voltages and low power consumption is especially suitable for portable application.


- Data rate: 1200-bps
- Low power consumption (20 mW with 5 V power supply)
- Low supply voltage operation: 3.0 to 5.5 V (5 V typical)
- On-chip crystal oscillator: 3.6864 MHz
- Switched—capacitor filter (SCF)
- Selectable timing regenerator pull-in characteristic (within 15 bits for high-speed, and within 25 bits for low-speed operation)
- · Low external component count
- TTL compatible inputs and outputs



#### ABSOLUTE MAXIMUM RATINGS (See NOTE)

Parameter	Symbol	Pin name	Value				
			Min	Тур	Max	Unit	
Power Supply Voltage	V <sub>DD</sub>	$V_{DD}$	GND - 0.3	_	7	V	
Input Voltage	Vin	All input pins	GND - 0.3	_	V <sub>DD</sub> + 0.3	٧	
Output Voltage	V <sub>оит</sub>	All output pins	GND - 0.3	_	V <sub>DD</sub> + 0.3	٧	
Output Current	1оит	All output pins	-10	-	10	mA	
Storage Temperature	Т <sub>этс</sub>	_	-55	_	125	°C	

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

## MB87002

# **PIN DESCRIPTIONS**

Pin No.	Symbol	I/O	Functional descriptions
1	R/TC	l	Transmit-receive clock output control. When pulled high, the 1.2 kHz transmit clock is output from the CLOCK pin and DATAOUT becomes low. When pulled low, the 1.2 kHz receive clock is output from the CLOCK pin.
2	CLOCK	0	Transmit-receive clock output pin. When R/TC pin is pulled high, 1.2 kHz transmit clock is output. When R/TC pin is pulled low, the 1.2 kHz receive clock is output.
3	OSC1	l	Pin for external crystal (3.6864 MHz) connection.
4	OSC2	0	Pin for external crystal (3.6864 MHz) connection.
5	DATAOUT	0	Regenerated data output signal.
6	MSKOUT	0	Modulated signal output pin. V <sub>DD</sub> /2 is output when the RESET pin is pulled low.
7	BPFIN		Demodulated signal input to the receive band-pass filter (BPF).
8	GND	-	Ground
9	1/2 V <sub>DD</sub>	0	V <sub>DD</sub> /2 reference voltage output
10	TEST	_	Test function control signal input. In the normal mode, this pin is pulled high or left open. In the test mode, it is pulled low. In the test mode, the BPF IN pin directly accepts Waveform Shaping I and receive LPF input signals, and the DATA IN pin directly accepts Waveform Shaping II input signals. In this mode, the delay detection circuit signal is output from BPFOUT and the receive LPF signal is output from MSKOUT.
11	DPLLC	I	DPLL pull-in time control signal input. When pulled low, high-speed operation is selected. When pulled high, low-speed operation is selected.
12	BPFOUT	0	Receive BPF output pin.
13	RESET	I	Device reset signal input. A low on this pin resets all circuits. Pulled high or left open to enable device operation.
14	SEND	1	Data transmit enable. With the reset high or open, transmit signals are output when this pin is pulled low to high.
15	DATAIN		Transmit data input to the receive BPF.
16	V <sub>DD</sub>		Supply voltage pin (+3.0 to +5.5 V).

# **MB87002 BLOCK DIAGRAM**



## **FUNCTION DESCRIPTION**

The timing generating section generates the clock signals required by the modulator and demodulator. The basic clock is generated by an internal oscillator and external crystal (3.6864 MHz).

Modulator uses a programmable DAC with a 6 bit resistor string. The MSKOUT output is 1200 Hz for input 1 and 1800 Hz for input 0 synchronized with transmit clock. Before the transmit signal is output, a fixed level of 1/2 V<sub>DD</sub> is output by pulling the SEND pin low. The demodulator is composed of a band–pass filter (BPF), a delay detection circuit, a low–pass filter (LPF), and a digital phase–locked loop (DPLL). The BPF removes noise components from the 1,200 Hz and 1,800 Hz receive signals from the BPFIN pin and consists of a 10th–order Chebyshev switched–capacitor filter (SCF). The delay detection circuit, after conversion of the BPF output from analog to digital in the waveform shaping circuit, regenerates data by delay detection. The noise components in the regenerated data are removed by the LPF. The LPF is a third–order Butterworth filter and removes noise components of 800 Hz or higher. The DPLL extracts the receive clock from the regenerated data. The regenerated data is output from the DATAOUT pin synchronized with the receive clock. The DPLL has a tendency to degrade the bit error rate when the pull–in time is shortened. This IC allows users to choose between two pull–in times. When the DPLLC pin is pulled low, the high–speed mode is selected. When pulled high, the low–speed mode is selected.

The on–chip 1/2 V<sub>DD</sub> circuit supplies the reference voltage required by BPF, LPF, and waveform shaping circuits and reduces external circuitry and component count.

NOTE: Devices consisting of mixed analog and digital signal processing circuits are usually difficult to test. The MB87002 incorporates a test circuit which simplifiers independent testing of the BPF, delay detection circuit, LPF, and DPLL.

## RECOMMENDED OPERATING CONDITIONS

Parameter	Combat					
	Symbol	Pin name	Min	Тур	Max	Unit
Power Supply Voltage	$V_{ exttt{DD}}$	$V_{DD}$	3.0	5.0	5.5	V
Input Voltage	Vin	All input pins	0	_	V <sub>DD</sub>	V
OSC1 Pin Load Capacitance	C <sub>osc1</sub>	OSC1	25	_	50	pF
OSC2 Pin Load Capacitance	C <sub>osc2</sub>	OSC2	25	_	50	pF
Analog Output Load Resistance	R <sub>м</sub> ₀	MSKOUT	10	_	_	kΩ
Analog Output Load Capacitance	Смо	MSKOUT	_	_	30	pF
Operating Temperature	TA		<b>–</b> 10	_	70	°C

# **ELECTRICAL CHARACTERISTICS**

DC characteristics ( $V_{DD} = 4.5 \sim 5.5 \text{ V}$ )

				T <sub>A</sub> = 25°C			
Parameter	Symbol	Pin name	Condition		Unit		
				Min	Тур	Max	O I III
Power Supply Current	I <sub>DD</sub>	V <sub>DD</sub>		-	4	8	mA
Digital Input Low Voltage	VIL	RESET, SEND, DATAIN, DPLLC, R/TC, TEST		0	_	0.8	V
Digital Input High Voltage	V <sub>IH</sub>	RESET, SEND, DATAIN, DPLLC, R/TC, TEST		2.2	_	V <sub>DD</sub>	V
Digital Input Low Current	l <sub>IL</sub>	SEND, DATAIN, DPLLC, R/TC	V <sub>IN</sub> = GND	-10	_	0	μА
Digital Input High Current	I <sub>IH</sub>	RESET, SEND, DATAIN, DPLLC, R/TC, TEST	V <sub>IN</sub> = V <sub>DD</sub>	0	_	10	μА
Pull-up Resistance	RPLU	RESET, TEST		25	50	100	kΩ
Digital Output Low Voltage	V <sub>oL</sub>	DATAOUT, CLOCK	l <sub>oL</sub> = 2.0 mA	0	_	0.4	V
Digital Output High Voltage	V <sub>он</sub>	DATAOUT, CLOCK	I <sub>он</sub> = 1.0 mA	2.4	_	V <sub>DD</sub>	V
Oscillator Frequency	OSCIN	OSC1, OSC2		_	3.6864	<u> </u>	MHz
Analog Input Resistance 1	Raint	BPFIN	Input pin-1/2 V <sub>DD</sub>	50	100	200	kΩ
Analog Input Voltage 1	V <sub>AIN1</sub>	BPFIN		0.5		2.5	V <sub>P-P</sub>
	Аоит1	MSKOUT	Operation	0.8	1.0	1.2	V <sub>PP</sub>
Analog Output Voltage 1			Offset voltage in operation	1/2 V <sub>DD</sub> -0.3	1/2 V <sub>DD</sub>	1/2 V <sub>DD</sub> +0.3	V
			RESET = Low	1/2 V <sub>DD</sub> -0.3	1/2 V <sub>DD</sub>	1/2 V <sub>DD</sub> +0.3	٧
Receive BPF Absolute Gain	ABS₁	-	Input frequency 1500 Hz	-1.0	0	1.0	dB
Receive BPF Frequency Characteristics	Fı	-	0-300 Hz 900-1200 Hz 1200-1800 Hz 1800-2100 Hz 3000-5000 Hz Reference frequency 1500 Hz	- -3.5 -1.0 -3.5 -	- - - -	-40.0 - - - -30.0	dB dB dB dB
Receive LPF Cutoff Frequency	F <sub>0</sub>		3 dB down	_	800	_	Hz
Receive LPF Absolute Gain	ABS₂	_	0 Hz < Input frequency ≤ 300 Hz		-6.0	- -	dB

## MB87002

## DC characteristics (V $_{\text{DD}}$ = 3.0 $\sim$ 4.5 V)


T<sub>A</sub> = 25°C

				$T_A = 25^{\circ}$			
Parameter	Symbol	Pin name	Condition	Value			Unit
				Min	Тур	Max	Oili
Power Supply Current	I <sub>DD</sub>	V <sub>DD</sub>		-	_	8	mA
Digital Input Low Voltage	VIL	RESET, SEND, DATAIN, DPLLC, R/TC, TEST		0	1	0.6	٧
Digital Input High Voltage	V <sub>IH</sub>	RESET, SEND, DATAIN, DPLLC, R/TC, TEST		2.2	-	V <sub>DD</sub>	٧
Digital Input Low Current	I <sub>IL</sub>	SEND, DATAIN, DPLLC, R/TC	V <sub>IN</sub> = GND	-10	-	0	μА
Digital Input High Current	l <sub>iH</sub>	RESET, SEND, DATAIN, DPLLC, R/TC, TEST	$V_{\text{IN}} = V_{\text{DD}}$	0	1	10	μΑ
Pull-up Resistance	RPLU	RESET, TEST		25	50	100	kΩ
Digital Output Low Voltage	V <sub>oL</sub>	DATAOUT, CLOCK	l <sub>oL</sub> = 0.5 mA	0	-	0.4	V
Digital Output High Voltage	V <sub>он</sub>	DATAOUT, CLOCK	I <sub>он</sub> = 0.5 mA	2.4	_	V <sub>DD</sub>	٧
Oscillator Frequency	OSCIN	OSC1, OSC2			3.6864	_	MHz
Analog Input Resistance 1	Raint	BPFIN	Input pin-1/2 VDD	50	100	200	kΩ
Analog Input Voltage 1	V <sub>AIN1</sub>	BPFIN		0.5	-	V <sub>DD</sub> – 2.0	V <sub>P-P</sub>
	Аоит1	MSKOUT	Operation	V <sub>DD</sub> x 0.16	V <sub>DD</sub> x 0.2	V <sub>DD</sub> x 0.24	V <sub>P-P</sub>
Analog Output Voltage 1			Offset voltage in operation	1/2 V <sub>DD</sub> -0.3	1/2 V <sub>DD</sub>	1/2 V <sub>DD</sub> +0.3	٧
g			RESET = Low	1/2 V <sub>DD</sub> -0.3	1/2 V <sub>DD</sub>	1/2 V <sub>00</sub> +0.3	٧
Receive BPF Absolute Gain	ABS <sub>1</sub>	_	Input frequency 1500 Hz	-2.0	0	2.0	dB
Receive BPF Frequency Characteristics	F <sub>1</sub>	_	0-300 Hz 900-1200 Hz 1200-1800 Hz 1800-2100 Hz 3000-5000 Hz Reference frequency 1500 Hz	- -3.5 -1.0 -3.5	- - - -	-30.0 - - - - -25.0	dB dB dB dB dB
Receive LPF Cutoff Frequency	F₀	_	3 dB down	_	800	-	Hz
Receive LPF Absolute Gain	ABS₂	-	0 Hz < Input frequency ≤ 300 Hz	_	-6.0	-	dB


## AC characteristics ( $V_{DD} = 3.0 \sim 5.5 \text{ V}$ )

				Value			
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit
Transmit Clock Delay Time 1	t <sub>аясн</sub>	CLOCK	R/TC = "H"	0	150	417	μs
Transmit Clock Delay Time 2	tascн	CLOCK	R/TC = "H"	417	570	834	μs
Transmit Clock Delay Time 3	tuscl	CLOCK	R/TC = "H"	0	150	417	μs
Transmit Clock High Width	t <sub>wHC1</sub>	CLOCK	R/TC = "H"	390	417	444	μs
Transmit Clock Low Width	twLC1	CLOCK	R/TC = "H"	390	417	444	μs
SEND Setup Time	tssc	SEND	R/TC = "H"	1	_	-	μs
SEND Hold Time	t <sub>hSC</sub>	SEND	R/TC = "H"	1	_	_	μs
DATAIN Setup Time	t <sub>spc</sub>	DATAIN	R/TC = "H"	1	-	_	μs
DATAIN Hold Time	thoc	DATAIN	R/TC = "H"	1	-	_	μs
MSKOUT Output Delay Time 1	t <sub>dСМ1</sub>	MSKOUT	R/TC = "H"	_	_	10	μs
MSKOUT Output Delay Time 2	t <sub>dCM2</sub>	MSKOUT	R/TC = "H"	_	_	10	μs
BPFIN Invalid Time	t <sub>dRB</sub>	BPFIN		0	_	10	ms
Pull-in Bit Number	Z	-	R/TC = "L", DPLLC = "L", BPFIN: No noise	-	_	15	bit
Demodulator Delay Time	t <sub>dBD</sub>	DATAOUT	R/TC = "L", DPLLC = "L", N ≥ 15 BPFIN: No noise	1483	1900	2317	μs
DATAOUT Timing	t₀cɒ	DATAOUT	R/TC = "L"	-1	-	1	μs
Receive Clock High Width	twnc2	CLOCK	R/TC = "L", DPLLC = "L", N ≥ 15 BPFIN: No noise	338	417	496	μs
Receive Clock Low Width	t <sub>wLC2</sub>	CLOCK	R/TC = "L", DPLLC = "L", N ≥ 15 BPFIN: No noise	338	417	496	μs
RESET Low Width	twir	RESET		20	_		μs
MSKOUT Output Delay Time 3	t <sub>dRM</sub>	MSKOUT		0	_	10	μs
Transmit Clock Delay Time 4	t <sub>dTC4</sub>	CLOCK		0		2	μs
Receive Clock Delay Time 1	t <sub>dRC1</sub>	CLOCK		0	-	2 .	μs

# **TYPICAL CONNECTION EXAMPLE**




# **BPF FREQUENCY CHARACTERISTICS**



## **TIMING CHART**


Modulator timing chart (TEST pin = High or Open)



NOTE: 1. SEND pin is pulled high after low-to-high transition of the RESET pin.

- 2. DATAIN signal is read at the rising edge of the CLOCK.
- 3. When SEND pin changes from low to high, the CLOCK pin is pulled high once. Then 1.2 kHz clock is output.
- 4. When R/TC pin is pulled high, DATAOUT pin outputs low.
- 5. When power is first applied, RESET pin must be set to low to rest all circuits before use.

### Demodulator timing chart (TEST pin = High or Open)





NOTE: 1. DATAOUT is output synchronized with the rising edge of the CLOCK.

- 2. When demodulator section is used, SEND pin must be set to high or low. When SEND pin is set to low, MSKOUT is fixed to  $1/2 V_{DD}$ .
- 3. When power is first applied, RESET pin must be set to low to reset all circuits before use.


### MB87002


### Clock output timing chart





# **PACKAGE DIMENSIONS**





#### All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete Information sufficient for construction purposes is not necessarily given.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The Information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.