



NEC Electronics Inc.

**PRELIMINARY**

**μPD3570**  
**2560-BIT CCD**  
**LINEAR IMAGE SENSOR**

**Description**

The μPD3570 is a CCD (charge-coupled device) linear image sensor that changes optical images to electrical signals. It has 2560 photo-elements, 64 optical-black elements, two lines of CCD charge transfer registers, a drive unit, a sample-and-hold circuit, and an output amplifier. The drive unit simplifies the external circuit and reduces total drive power, and the sample-and-hold circuit substantially reduces output signal noise.

The photo-elements have excellent response characteristics because of their PN junction construction. They are  $7 \times 5 \mu\text{m}$ , separated by  $2 \mu\text{m}$  channel stoppers.


The charge transfer registers feature extremely high transfer efficiencies, above 99.996%.

**Features**

- Clock generator and drive unit on-chip allows direct drive by +5 V logic system
- Excellent photo-electrical characteristics
- Optical-black clamp circuit controls dark-level DC voltage
- Sensor reset function controls storage charges
- High resolution
- Similar response characteristics to those of the human eye

**Ordering Information**

Part No.	Package
μPD3570D	20-pin ceramic shrink-DIP

**Pin Configuration****20-Pin Ceramic Shrink DIP (300 mil)**

83-003983A

**Pin Identification**


Symbol	Function
AGND	Analog ground
OUT	Output
AV+	+12 V analog supply voltage
V+	+12 V driver supply voltage
SUB	Substrate
T1-T4 (Note 1)	Test 1 through 4
SR	Sensor reset
DGND	Digital ground
VL	+5 V logic supply voltage
CLK	Master clock
TG	Transfer gate clock
tREF	Reference timing output
VCL	Clamp voltage
CH	Hold capacitance

**Note:**

During normal operation, T1 and T2 should be tied to DGND, and T3 and T4 to +12 V.

**μPD3570**

**Block Diagram**



83 003984B


**Absolute Maximum Ratings**

$T_A = 25^\circ\text{C}$

Driver supply voltage, AV+ or V+	-0.3 to +15 V
Logic supply voltage, $V_L$	-0.3 to +7 V
Input voltage, pins 6, 7, 8, 14, 15, 17	-0.3 to +15 V
Input voltage, pins 5, 12, 13	-0.3 to +7 V
Operating temperature range	-25 to +55°C
Storage temperature range	-40 to +100°C

**Comment:** Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage.

**Photo-Element Construction**



83-003985A

**Recommended Operating Conditions**

$T_A = -25$  to +55°C

Parameter	Symbol	Limits			Unit
		Min	Typ	Max	
Driver supply voltage	V+, AV+	11.4	12.0	12.6	V
Logic supply voltage	$V_L$	4.75	5.0	5.25	V
Substrate voltage	$V_{SUB}$	4.75	5.0	5.25	V
Sensor reset ON voltage	$V_{SR}(\text{on})$	11	12		V
Sensor reset OFF voltage	$V_{SR}(\text{off})$	1.5	2.5	3.5	V
Input voltage, high	$V_{INH}$	2.4			V
Input voltage, low	$V_{INL}$			0.5	V
Master clock frequency	CLK	0.2	1.0	3.0	MHz
TG clock	$t_{TG}$	2t		10	μs
		(Note 1)			
Clamp voltage	$V_{CL}$	3.0	3.5	4.0	V
Hold capacitance	$C_H$	2.2	4.7	10	μF

**Note:**

- (1)  $t = 1/\text{CLK}$   
 Test pin voltage T1 = T2 = 0 V  
 Test pin voltage T3 = T4 = +12 V

**DC Characteristics**

$T_A = 25^\circ\text{C}$ ;  $V_+ = AV_+ = 12\text{ V}$ ;  $V_L = +5\text{ V}$ ;  $V_{SR} = 1\text{ V}$ ;  $V_{CL} = 3\text{ V}$ ;  $C_H = 4.7\ \mu\text{F}$ ;  $f_{CLK} = 1\text{ MHz}$ ;  $t_{TG} = 4\ \mu\text{s}$ ;  $t_{STO} = 5\text{ ms}$

Parameter	Symbol	Limits			Unit	Test Conditions
		Min	Typ	Max		
Clock input capacitance	$C_{CLK}$		10		pF	
Clock input leakage current	$I_{LCLK}$		1	10	$\mu\text{A}$	$V_{IN} = 5\text{ V}$
Output voltage, high	$V_{OH}$	3.5	4.5	5.0	V	$R_L = 5\text{ k}$ ; OUT—GND
Output voltage, low	$V_{OL}$		0.2	0.8	V	$R_L = 5\text{ k}$ ; OUT—VDG
Sensor reset capacitance	$C_{SR}$		100		pF	
Sensor reset current	$I_{SR}$			100	$\mu\text{A}$	No transients
Test leakage current	$I_{LTEST}$		1	10	$\mu\text{A}$	Pins 7, 14
Clamp leakage current	$I_{LCLAMP}$		1	10	$\mu\text{A}$	
Substrate current	$I_{SUB}$		10	100	$\mu\text{A}$	$V_{SUB} = 5\text{ V}$
Analog supply current	$I_{A+}$	5	8	12	mA	Pin 3
Driver supply current	$I_+$	5	8	12	mA	Pins 4, 19 total
Logic supply current	$I_L$	20	35	60	mA	
Output signal impedance	$Z_O$		0.5	1.5	$k\Omega$	
Clamp offset voltage	$V_{CL(os)}$	-70	0	+80	mV	$V_{OB} - V_{CL}$ at $V_{CL} = 3\text{ V}$
Output saturation voltage	$V_{O(sat)}$	2.5	3.5	4.5	V	
Saturation exposure SE			0.83		lx.s	2856 K tungsten lamp
			2.50		lx.s	White fluorescent
Photo-response non-uniformity			$\pm 5$	$\pm 10$	%	$V_{OUT} = 2\text{ V}$ , 3200 K
Average dark signal			2	10	mV	See timing chart
Dark signal non-uniformity			2	15	mV	
Sensitivity		3.0	4.2	5.4	V/lx.s	2856 K tungsten lamp
		0.98	1.4	1.82	V/lx.s	White fluorescent

**Sensor Reset**

Sensor reset is a function that controls the signal charge generated by the photo-electric conversion of the photo-transistors. The following timing diagram shows the relationship between SR and the transfer gate timing signal ( $t_{TG}$ ).


Note that when SR is held low, the storage time is determined strictly by  $t_{TG}$ , and is defined to be the time between falling edges of successive  $t_{TG}$  pulses (shown in the drawing as  $t_{STO1}$ ).

With SR high, the storage time is defined as the time between the falling edge of the SR pulse and the falling edge of the  $t_{TG}$  pulse. Thus, storage time is controlled by the width of the SR pulse.

Using the SR function, the output signal can be held at a fixed level, even if the input varies.


μPD3570

Timing Waveform




4

**Timing Waveforms (cont)**




83-003987B



83-004214A

# μPD3570

## Typical Applications



83-003995C




μPD74HC04C [Note 1]

- Notes:
- [1] Use 74HC04. Using 74HC00 or 74HC02 could result in oscillations.
  - [2] Use low leakage electrolytes.

6

### Operating Characteristics

T<sub>A</sub> = 25°C



**μPD3570**

---

**Application Notes**

**Electrostatic Damage**

Normal precautions for MOS devices should be taken.

**Surge Voltages**

The power supply pins (pins 3, 4, 14) can be easily damaged by surge voltages. Use normal current limiting and bypass techniques.

**Sensor Reset**

Voltage applied to this pin must not be allowed to fall below 1.5 V. Serious damage to the device could result. Drive signal must be pulsed. Driving the SR pin by anything other than a pulse will change the characteristics of the device. Drive pulse to the SR pin should be applied after the leading edge of the  $t_{TG}$  pulse.

**Window Glass**

If some dust gets on the glass it is possible that the resultant output signal may be misinterpreted as a black level signal. So the surface of the glass must always be kept clean. Avoid abrasives and strong chemicals; if glass needs to be cleaned, use soap and water and wipe with a soft cloth.

**Ambient Temperature**

The dark current of the device is very temperature sensitive, so care must be taken to ensure a constant ambient temperature.

**Substrate Pin**

+5 power should be applied prior to the application of +12 V.