



**N-Channel Enhancement-Mode MOSFET Die**
**V<sub>DS</sub> 20V R<sub>DSON</sub> 30mΩ I<sub>D</sub> 6.0A**
**Chip Geometry**

**Physical Characteristics**

- Die size : 1800 x 1120μm (70.9 x 44.1 mils)
- Metallization:  
Top: Al/Si/Cu  
Back: Ti/Ni/Ag
- Metal Thickness:  
Top: 3.0μm  
Back: 1.4μm
- Die thickness: 9 - 13 mils
- Bonding Area:  
Source: Full metalized surface of source region  
Gate: 181 x 181μm
- Recommended Wire Bonding:  
Source: 2 mil Ø Au wire (3 or more wires preferred)  
Gate: 2 mil Ø Au wire

**Note:** More source wires can further improve performance

**Features**

- Advanced Trench Process Technology
- High Density Cell Design for Ultra Low On-Resistance
- Fast Switching
- High temperature soldering in accordance with CECC802/Reflow guaranteed
- Logic Level
- Ideal for Li ion battery pack applications

**Maximum Ratings and Thermal Characteristics** (T<sub>A</sub> = 25°C unless otherwise noted)

Parameter		Symbol	Limit	Unit
Drain-Source Voltage		V <sub>DS</sub>	20	V
Gate-Source Voltage		V <sub>GS</sub>	±10	
Continuous Drain Current	T <sub>A</sub> = 25°C	I <sub>D</sub>	6.0	A
T <sub>J</sub> = 150°C <sup>(1)</sup>	T <sub>A</sub> = 70°C		4.8	
Pulsed Drain Current		I <sub>DM</sub>	20	
Continuous Source Current (Diode Conduction) <sup>(1)</sup>		I <sub>S</sub>	1.7	
Maximum Power Dissipation <sup>(1)</sup>	T <sub>A</sub> = 25°C	P <sub>D</sub>	2.0	W
	T <sub>A</sub> = 70°C		1.3	
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>Stg</sub>	-55 to 150	°C
Maximum Junction-to-Ambient <sup>(1)</sup> Thermal Resistance		R <sub>θJA</sub>	62.5	°C/W

**Note:** Maximum ratings are based on die packaged in a SO-8 Dual package. Actual rating can increase (or decrease), depending on actual assembly method used



**N-Channel Enhancement-Mode MOSFET Die**
**Electrical Characteristics** ( $T_J = 25^\circ\text{C}$  unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Static</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_D = 250\mu\text{A}$	20	—	—	V
Gate Threshold Voltage	$\text{V}_{\text{GS(th)}}$	$\text{V}_{\text{DS}} = \text{V}_{\text{GS}}, \text{I}_D = 250\mu\text{A}$	0.5	—	—	V
Gate-Body Leakage	$\text{I}_{\text{GSS}}$	$\text{V}_{\text{DS}} = 0\text{V}, \text{V}_{\text{GS}} = \pm 8\text{V}$	—	—	$\pm 100$	nA
Zero Gate Voltage Drain Current	$\text{I}_{\text{DSS}}$	$\text{V}_{\text{DS}} = 20\text{V}, \text{V}_{\text{GS}} = 0\text{V}$	—	—	1	$\mu\text{A}$
		$\text{V}_{\text{DS}} = 20\text{V}, \text{V}_{\text{GS}} = 0\text{V}, T_J = 55^\circ\text{C}$	—	—	5	
On-State Drain Current <sup>(2)</sup>	$\text{I}_{\text{D(on)}}$	$\text{V}_{\text{DS}} \geq 5\text{V}, \text{V}_{\text{GS}} = 4.5\text{V}$	20	—	—	A
Drain-Source On-State Resistance <sup>(2)</sup>	$\text{R}_{\text{DS(on)}}$	$\text{V}_{\text{GS}} = 4.5\text{V}, \text{I}_D = 6\text{A}$	—	22	30	$\text{m}\Omega$
		$\text{V}_{\text{GS}} = 2.5\text{V}, \text{I}_D = 5.2\text{A}$	—	28	40	
Forward Transconductance <sup>(2)</sup>	$\text{g}_{\text{fs}}$	$\text{V}_{\text{DS}} = 10\text{V}, \text{I}_D = 6\text{A}$	—	24	—	S
<b>Dynamic</b>						
Total Gate Charge	$\text{Q}_g$	$\text{V}_{\text{DS}} = 10\text{V}, \text{V}_{\text{GS}} = 4.5\text{V}$ $\text{I}_D = 6\text{A}$	—	13	40	nC
Gate-Source Charge	$\text{Q}_{\text{gs}}$		—	2.2	—	
Gate-Drain Charge	$\text{Q}_{\text{gd}}$		—	3	—	
Turn-On Delay Time	$\text{t}_{\text{d(on)}}$	$\text{V}_{\text{DD}} = 10\text{V}, \text{R}_L = 10\Omega$ $\text{I}_D \approx 1\text{A}, \text{V}_{\text{GEN}} = 4.5\text{V}$ $\text{R}_G = 6\Omega$	—	11	60	ns
Rise Time	$\text{t}_r$		—	15	140	
Turn-Off Delay Time	$\text{t}_{\text{d(off)}}$		—	43	140	
Fall Time	$\text{t}_f$		—	22	60	
Input Capacitance	$\text{C}_{\text{iss}}$	$\text{V}_{\text{GS}} = 0\text{V}$ $\text{V}_{\text{DS}} = 10\text{V}$ $f = 1.0\text{MHz}$	—	1240	—	pF
Output Capacitance	$\text{C}_{\text{oss}}$		—	200	—	
Reverse Transfer Capacitance	$\text{C}_{\text{rss}}$		—	120	—	
<b>Source-Drain Diode</b>						
Diode Forward Voltage <sup>(2)</sup>	$\text{V}_{\text{SD}}$	$\text{I}_S = 1.7\text{A}, \text{V}_{\text{GS}} = 0\text{V}$	—	0.7	1.3	V
Source-Drain Reverse Recovery Time	$\text{t}_{\text{rr}}$	$\text{I}_F = 1.7\text{A}, \frac{d\text{I}}{dt} = 100\text{A}/\mu\text{s}$	—	—	100	ns

**Notes:**

(1) Surface mounted on FR4 board,  $t \leq 10$  sec.


(2) Pulse test; pulse width  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2\%$




# N-Channel Enhancement-Mode MOSFET Die

## Ratings and Characteristic Curves ( $T_A = 25^\circ\text{C}$ unless otherwise noted)


**Fig. 1 – Output Characteristics**




**Fig. 2 – Transfer Characteristics**




**Fig. 3 – Threshold Voltage  
vs. Temperature**



**Fig. 4 – On-Resistance  
vs. Drain Current**




**Fig. 5 – On-Resistance  
vs. Junction Temperature**




## N-Channel Enhancement-Mode MOSFET Die

### Ratings and Characteristic Curves ( $T_A = 25^\circ\text{C}$ unless otherwise noted)


**Fig. 6 – On-Resistance  
vs. Gate-to-Source Voltage**




**Fig. 7 – Gate Charge**



**Fig. 8 – Capacitance**




**Fig. 9 – Source-Drain Diode  
Forward Voltage**




## N-Channel Enhancement-Mode MOSFET Die

### Ratings and Characteristic Curves ( $T_A = 25^\circ\text{C}$ unless otherwise noted)


**Fig. 10 – Breakdown Voltage vs.  
Junction Temperature**



**Fig. 11 – Thermal Impedance**



**Fig. 12 – Power vs. Pulse Duration**



**Fig. 13 – Maximum Safe Operating Area**

