



3.3V CMOS 12-BIT UNIVERSAL BUS DRIVER WITH PARITY CHECKER, DUAL 3-STATE OUTPUTS AND BUS-HOLD

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical $t_{SR}(o)$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- V_{CC} = 3.3V ± 0.3V, Normal Range
- V_{CC} = 2.7V to 3.6V, Extended Range
- V_{CC} = 2.5V ± 0.2V
- CMOS power levels (0.4µW typ. static)
- Rail-to-Rail output swing for increased noise margin
- Available in SSOP and TSSOP packages

DRIVE FEATURES:

- High Output Drivers: ±24mA
- Suitable for heavy loads

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND (Outputs Only)	-0.5 to V _{CC} +0.5	V
T _{STG}	Storage Temperature	-65 to +150	°C
I _{OUT}	DC Output Current	-50 to +50	mA
I _{IK}	Continuous Clamp Current, V _I < 0 or V _I > V _{CC}	±50	mA
I _{OK}	Continuous Clamp Current, V _O < 0	-50	mA
I _{CC}	Continuous Current through each V _{CC} or GND	±100	mA
I _{SS}			

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{CC} terminals.
3. This value is limited to 4.6V maximum.

CAPACITANCE (T_A = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	5	7	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	7	9	pF
C _{OUT}	I/O Port Capacitance	V _{IN} = 0V	7	9	pF

NOTE:

1. As applicable to the device type.

DESCRIPTION:

This 12-bit universal bus driver is built using advanced dual metal CMOS technology. This device has dual outputs and can operate as a buffer or an edge-triggered register. In both modes, parity is checked on APAR, which arrives one cycle after the data to which it applies. The YERR output, which is produced one cycle after APAR, is open drain.

MODE selects one of the two data paths. When MODE is low, the device operates as an edge-triggered register. On the positive transition of the clock (CLK) input and when the clock-enable (CLKEN) input is low, data setup at the A inputs is stored in the internal registers. On the positive transition of CLK and when CLKEN is high, only data setup at the 9A-12A inputs is stored in their internal registers. When MODE is high, the device operates as a buffer and data at the A inputs passes directly to the outputs. The 11A/YERREN serves a dual purpose; it acts as a normal data bit and also enables YERR data to be clocked into the YERR output register.

When used as a single device, parity output enable (PAROE) must be tied high; when parity input/output (PARI/O) is low, even parity is selected and when PARI/O is high, odd parity is selected. When used in pairs and PAROE is low, the parity sum is output on PARI/O for cascading to the second ALVCH16903. When used in pairs and PAROE is high, PARI/O accepts a partial parity sum from the first ALVCH16903.

A buffered output-enable (\bar{OE}) input can be used to place the 24 outputs and YERR in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.


The ALVCH16903 has been designed with a ±24mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The ALVCH16903 has "bus-hold" which retains the inputs' last state whenever the input bus goes to a high-impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

APPLICATIONS:

- 3.3V high speed systems
- 3.3V and lower voltage computing systems

FUNCTIONAL BLOCK DIAGRAM

FUNCTION TABLE⁽¹⁾

Inputs				Outputs	
OE	MODE	CLKEN	CLK	A	1Yx-8Yx 9Yx-12Yx
L	L	L	↑	H	H H
L	L	L	↑	L	L L
L	L	H	↑	H	Y ⁽²⁾ H
L	L	H	↑	L	Y ⁽²⁾ L
L	H	X	X	H	H H
L	H	X	X	L	L L
H	X	X	X	X	Z Z

NOTES:

1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
- ↑ = LOW-to-HIGH Transition

2. Output level before the indicated steady-state conditions were established.

PARITY FUNCTION TABLE⁽¹⁾

Inputs						Output
OE	PAROE ⁽²⁾	11A/ YERRREN ⁽³⁾	PARI/O	Σ OF INPUTS 1A-10A=H	APAR	YERR
L	H	L	L	0, 2, 4, 6, 8, 10	L	H
L	H	L	L	1, 3, 5, 7, 9	L	L
L	H	L	L	0, 2, 4, 6, 8, 10	H	L
L	H	L	L	1, 3, 5, 7, 9	H	H
L	H	L	H	0, 2, 4, 6, 8, 10	L	L
L	H	L	H	1, 3, 5, 7, 9	L	H
L	H	L	H	0, 2, 4, 6, 8, 10	H	H
L	H	L	H	1, 3, 5, 7, 9	H	L
H	X	X	X	X	X	H
L	X	H	X	X	X	H

NOTES:

1. H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care
2. When used as a single device, PAROE must be tied HIGH.
3. Valid after appropriate number of clock pulses have set internal register.

PIN CONFIGURATION

OE	1	56	CLK
1Y ₁	2	55	1A
1Y ₂	3	54	11A/YERR _{EN}
GND	4	53	GND
2Y ₁	5	52	11Y ₁
2Y ₂	6	51	11Y ₂
Vcc	7	50	Vcc
3Y ₁	8	49	2A
3Y ₂	9	48	3A
4Y ₁	10	47	4A
GND	11	46	GND
4Y ₂	12	45	12A
5Y ₁	13	44	12Y ₁
5Y ₂	14	43	12Y ₂
6Y ₁	15	42	5A
6Y ₂	16	41	6A
7Y ₁	17	40	7A
GND	18	39	GND
7Y ₂	19	38	APAR
8Y ₁	20	37	8A
8Y ₂	21	36	YERR
Vcc	22	35	Vcc
9Y ₁	23	34	9A
9Y ₂	24	33	MODE
GND	25	32	GND
10Y ₁	26	31	10A
10Y ₂	27	30	PARI/O
PAROE	28	29	CLKEN

SSOP/ TSSOP
TOP VIEWPARI/O FUNCTION TABLE⁽¹⁾

Inputs			Output
PAROE	Σ OF INPUTS 1A-10A = H	APAR	PARI/O
L	0, 2, 4, 6, 8, 10	L	L
L	1, 3, 5, 7, 9	L	H
L	0, 2, 4, 6, 8, 10	H	H
L	1, 3, 5, 7, 9	H	L
H	X	X	Z

NOTE:

1. This table applies to the first device of a cascaded pair of ALVCH16903 devices.

PIN DESCRIPTION

Pin Names	I/O	Description
1A-12A	I	Data Inputs ⁽¹⁾
1Y ₁ -12Y ₂	O	3-State Data Outputs
CLK	I	Clock Input
CLKEN	I	Clock Enable Input (Active LOW)
MODE	I	Select Pin
YERR _{EN}	I	Error Signal Output Enable (Active LOW)
PAROE	I	Parity Output Enable (Active LOW)
PARI/O	I/O	Parity Input/Output
YERR	O	Error Signal (Open Drain)
OE	I	Output Enable Input (Active LOW)
APAR	I	Parity Input

NOTE:

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40°C to +85°C

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage Level	VCC = 2.3V to 2.7V		1.7	—	—	V
		VCC = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	VCC = 2.3V to 2.7V		—	—	0.7	V
		VCC = 2.7V to 3.6V		—	—	0.8	
I _H	Input HIGH Current	VCC = 3.6V	V _I = V _{CC}	—	—	± 5	µA
I _L	Input LOW Current	VCC = 3.6V	V _I = GND	—	—	± 5	
I _{OZH}	High Impedance Output Current (3-State Output pins)	VCC = 3.6V	V _O = V _{CC}	—	—	± 10	µA
			V _O = GND	—	—	± 10	
I _{OH}	YERR Output	VCC = 0V to 3.6V	V _O = V _{CC}	—	—	± 10	µA
I _{OZ} ⁽²⁾	High Impedance Output Current	VCC = 3.6V	V _O = V _{CC} or GND	—	—	± 10	µA
V _{IK}	Clamp Diode Voltage	VCC = 2.3V, I _{IN} = -18mA		—	-0.7	-1.2	V
V _H	Input Hysteresis	VCC = 3.3V		—	100	—	mV
I _{CCL}	Quiescent Power Supply Current	VCC = 3.6V, V _{IN} = GND or V _{CC}		—	0.1	40	µA
ΔI _{CC}			One input at V _{CC} - 0.6V, other inputs at V _{CC} or GND	—	—	750	µA
C _i	Control Inputs	VCC = 3.3V	V _I = V _{CC} or GND	—	5.5	—	pF
	Data Inputs			—	5.5	—	
C _o	YERR Output	VCC = 3.3V	V _O = V _{CC} or GND	—	5	—	pF
	Data Outputs			—	6	—	
C _{io}	PARI/O	VCC = 3.3V	V _O = V _{CC} or GND	—	7	—	pF

NOTES:

1. Typical values are at V_{CC} = 3.3V, +25°C ambient.
2. For I/O ports, the parameter I_{OZ} includes the input leakage current.

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Conditions		Min.	Typ. ⁽²⁾	Max.	Unit
I _{BHH}	Bus-Hold Input Sustain Current	VCC = 3V	V _I = 2V	-75	—	—	µA
			V _I = 0.8V	75	—	—	
I _{BHL}	Bus-Hold Input Sustain Current	VCC = 2.3V	V _I = 1.7V	-45	—	—	µA
			V _I = 0.7V	45	—	—	
I _{BHHO}	Bus-Hold Input Overdrive Current	VCC = 3.6V	V _I = 0 to 3.6V	—	—	±500	µA

NOTES:

1. Pins with Bus-Hold are identified in the pin description.
2. Typical values are at V_{CC} = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS, xYx PORTS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
VOH	Output HIGH Voltage	VCC = 2.3V to 3.6V	IOH = - 0.1mA	VCC - 0.2	—	V
		VCC = 2.3V	IOH = - 6mA, VIH = 1.7V	2	—	
		VCC = 2.3V	IOH = - 12mA, VIH = 1.7V	1.7	—	
		VCC = 2.7V	IOH = - 12mA, VIH = 2V	2.2	—	
		VCC = 3V		2.4	—	
		VCC = 3V	IOH = - 24mA, VIH = 2V	2	—	
VOL	Output LOW Voltage	VCC = 2.3V to 3.6V	IOL = 0.1mA	—	0.2	V
		VCC = 2.3V	IOL = 6mA, VIL = 0.7V	—	0.4	
			IOL = 12mA, VIL = 0.7V	—	0.7	
		VCC = 2.7V	IOL = 12mA, VIL = 0.8V	—	0.4	
		VCC = 3V	IOL = 24mA, VIL = 0.8V	—	0.55	
IOH	High-Level Output Current	VCC = 2.3V	Y Port	—	-12	mA
		VCC = 2.7V		—	-12	
		VCC = 3V	PARI/O	—	-12	
			Y Port	—	-24	
IOL	Low-Level Output Current	VCC = 2.3V	Y Port	—	12	mA
		VCC = 2.7V		—	12	
		VCC = 3V	PARI/O	—	12	
			Y Port	—	24	
			YERR Output	—	24	

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range.
TA = - 40°C to + 85°C.

OUTPUT DRIVE CHARACTERISTICS FOR YERR AND PARI/O

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
VOH	PARI/O	VCC = 3V	IOH = - 12mA, VIH = 2V	2	—	V
VOL	PARI/O	VCC = 3V	IOL = 12mA, VIL = 0.8V	—	0.55	V
VOL	YERR Output only	VCC = 3V	IOL = 24mA	—	0.5	V

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range.
TA = - 40°C to + 85°C.

OPERATING CHARACTERISTICS FOR BUFFER MODE, TA = 25°C

Symbol	Parameter	Test Conditions	VCC = 2.5V ± 0.2V	VCC = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	CL = 0pF, f = 10Mhz	57.5	65	pF
CPD	Power Dissipation Capacitance Outputs disabled		15	17.5	

OPERATING CHARACTERISTICS FOR REGISTER MODE, TA = 25°C

Symbol	Parameter	Test Conditions	VCC = 2.5V ± 0.2V	VCC = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	CL = 0pF, f = 10Mhz	57	87.5	pF
CPD	Power Dissipation Capacitance Outputs disabled		16.5	34	

SIMULTANEOUS SWITCHING CHARACTERISTICS⁽¹⁾

Parameter	From (Input)	To (Output)	VCC = 2.5V ± 0.2V		VCC = 2.7V		VCC = 3.3V ± 0.3V		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
tPLH	Register mode	CLK	1.8	6.5		6.1	1.8	5	ns
tPHL			1.4	5.9		5.1	1.7	4.5	

NOTE:

1. All outputs switching.

SWITCHING CHARACTERISTICS⁽¹⁾

Symbol	Parameter	$V_{CC} = 2.5V \pm 0.2V$		$V_{CC} = 2.7V$		$V_{CC} = 3.3V \pm 0.3V$		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t_{MAX}		125	—	125	—	125	—	MHz
t_{PLH}	Propagation Delay, Buffer Mode xAx to xYx	1	4.4	—	4.2	1.1	3.8	ns
t_{PLH}	Propagation Delay, Both Modes CLK to \overline{YERR}	1	5.7	—	4.9	1.4	4.4	ns
t_{PLH}	Propagation Delay, Both Modes CLK to PARI/O	1.2	8.6	—	7.9	1.7	6.6	ns
t_{PLH}	Propagation Delay, Both Modes CLK to PARI/O	1	6.8	—	5.2	1.3	4.5	ns
t_{PLH}	Propagation Delay, Both Modes Mode to xYx	1	5.9	—	5.8	1.3	4.9	ns
t_{PLH}	Propagation Delay, Register Mode CLK to xYx	1	6.1	—	5.5	1.2	4.8	ns
t_{PHL}	CLK to xYx	1	5.9	—	4.9	1.2	4.6	
t_{PLH}	Propagation Delay, Both Modes \overline{OE} to \overline{YERR}	1	3.6	—	4.2	1.9	4	ns
t_{PHL}	Propagation Delay, Both Modes \overline{OE} to \overline{YERR}	1.2	5.1	—	4.9	1.5	4.2	ns
t_{PZH}	Output Enable Time, Both Modes \overline{OE} to xYx	1.1	6.5	—	6.4	1.4	5.4	ns
t_{PZL}	Output Enable Time, Both Modes \overline{PAROE} to PARI/O	1	5.6	—	6	1	4.8	ns
t_{PHZ}	Output Disable Time, Both Modes \overline{OE} to xYx	1	6.4	—	5.2	1.7	5	ns
t_{PLZ}	Output Disable Time, Both Modes \overline{PAROE} to PARI/O	1	3.2	—	3.8	1.2	3.8	ns
t_{SU}	Set-up Time, Register Mode, 1A-12A before $CLK\uparrow$	1.7	—	1.9	—	1.45	—	ns
t_{SU}	Set-up Time, Buffer Mode, 1A to 10A before $CLK\uparrow$	5.9	—	5.2	—	4.4	—	ns
t_{SU}	Set-up Time, Register Mode, APAR before $CLK\uparrow$	1.2	—	1.5	—	1.3	—	ns
t_{SU}	Set-up Time, Buffer Mode, APAR before $CLK\uparrow$	4.6	—	3.6	—	3.1	—	ns
t_{SU}	Set-up Time, Both Modes, PARI/O before $CLK\uparrow$	2.4	—	2	—	1.7	—	ns
t_{SU}	Set-up Time, Buffer Mode, 11A/ \overline{YERREN} before $CLK\uparrow$	2	—	1.9	—	1.6	—	ns
t_{SU}	Set-up Time, Register Mode, \overline{CLKEN} before $CLK\uparrow$	2.5	—	2.6	—	2.2	—	ns
t_H	Hold Time, Register Mode, 1A-12A after $CLK\uparrow$	0.4	—	0.25	—	0.55	—	ns
t_H	Hold Time, Buffer Mode, 1A-10A after $CLK\uparrow$	0.25	—	0.25	—	0.25	—	ns
t_H	Hold Time, Register Mode, APAR after $CLK\uparrow$	0.7	—	0.4	—	0.7	—	ns
t_H	Hold Time, Buffer Mode, APAR after $CLK\uparrow$	0.25	—	0.25	—	0.25	—	ns
t_H	Hold Time, Register Mode, PARI/O after $CLK\uparrow$	0.25	—	0.25	—	0.4	—	ns
t_H	Hold Time, Buffer Mode, PARI/O after $CLK\uparrow$	0.25	—	0.25	—	0.5	—	ns
t_H	Hold Time, Buffer Mode, 11A/ \overline{YERREN} after $CLK\uparrow$	0.25	—	0.25	—	0.4	—	ns
t_H	Hold Time, Register Mode, \overline{CLKEN} after $CLK\uparrow$	0.25	—	0.5	—	0.4	—	ns
t_W	Pulse Width, $CLK\uparrow$	3	—	3	—	3	—	ns
$t_{SK(O)}$	Output Skew ⁽²⁾	—	—	—	—	—	500	ps


NOTES:

- See TEST CIRCUITS AND WAVEFORMS. $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$.
- Skew between any two outputs of the same package and switching in the same direction.

TEST CIRCUITS AND WAVEFORMS

TEST CONDITIONS

Symbol	$V_{CC}^{(1)} = 3.3V \pm 0.3V$	$V_{CC}^{(1)} = 2.7V$	$V_{CC}^{(2)} = 2.5V \pm 0.2V$	Unit
V_{LOAD}	6	6	$2 \times V_{CC}$	V
V_{IH}	2.7	2.7	V_{CC}	V
V_T	1.5	1.5	$V_{CC} / 2$	V
V_{LZ}	300	300	150	mV
V_{HZ}	300	300	150	mV
C_L	50	50	30	pF



DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.


R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTES:

1. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_f \leq 2.5\text{ns}$; $t_r \leq 2.5\text{ns}$.
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_f \leq 2\text{ns}$; $t_r \leq 2\text{ns}$.



SWITCH POSITION

Test	Switch
Open Drain	
Disable Low	V_{LOAD}
Enable Low	
Disable High	GND
Enable High	
All Other Tests	Open



NOTES:


1. For $t_{SK}(o)$ OUTPUT1 and OUTPUT2 are any two outputs.
2. For $t_{SK}(b)$ OUTPUT1 and OUTPUT2 are in the same bank.




Enable and Disable Times

NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.



Set-up, Hold, and Release Times







PARAMETER MEASUREMENT INFORMATION

 $V_{CC} = 2.7V \text{ AND } 3.3V \pm 0.3V$ 

Load Circuit

TEST	S1
t_{pd} t_{PLZ}/t_{PZL} t_{PHZ}/t_{PZH}	Open 6V GND



YERR	S1
t_{PHL} (see Note 8) t_{PLH} (see Note 9)	6V 6V

Voltage Waveforms
Setup and Hold TimesVoltage Waveforms
Pulse DurationVoltage Waveforms
Propagation Delay TimesVoltage Waveforms
Enable and Disable Times

NOTES:

1. C_L includes probe and jig capacitance.
2. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
3. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_0 = 50\Omega$, $t_r \leq 2$ ns, $t_f \leq 2$ ns.
4. The outputs are measured one at a time with one transition per measurement.
5. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
6. t_{PZL} and t_{PZH} are the same as t_{en} .
7. t_{PLH} and t_{PHL} are the same as t_{pd} .
8. t_{PHL} is measured at 1.5V.
9. t_{PLH} is measured at $V_{OL} + 0.3V$.


LOAD CIRCUIT AND VOLTAGE WAVEFORMS

 $V_{CC} = 2.7V \text{ AND } 3.3V \pm 0.3V$ *PARI/O Load Circuit*


NOTE:

1. CL includes probe and jig capacitance.


PARAMETER MEASUREMENT INFORMATION

 $V_{CC} = 2.5V \pm 0.2V$ 


TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND
YERR	S1
t_{PHL} (see Note 8)	$2 \times V_{CC}$
t_{PLH} (see Note 9)	$2 \times V_{CC}$




*Voltage Waveforms
Setup and Hold Times*



*Voltage Waveforms
Pulse Duration*



*Voltage Waveforms
Propagation Delay Times*




*Voltage Waveforms
Enable and Disable Times*


NOTES:

1. C_L includes probe and jig capacitance.
2. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
3. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_0 = 50\Omega$, $t_r \leq 2$ ns, $t_f \leq 2$ ns.
4. The outputs are measured one at a time with one transition per measurement.
5. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
6. t_{PLZ} and t_{PHZ} are the same as t_{en} .
7. t_{PLH} and t_{PHL} are the same as t_{pd} .
8. t_{PHL} is measured at $V_{CC}/2$.
9. t_{PLH} is measured at $V_{OL} + 0.15V$.

PARAMETER MEASUREMENT INFORMATION
V_{CC} = 2.5V ± 0.2V




Load Circuit




*Voltage Waveforms
Propagation Delay Times*

NOTES:

1. C_L includes probe and jig capacitance.
2. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_0 = 50\Omega$, $t_r \leq 2$ ns, $t_f \leq 2$ ns.
3. t_{PLH} and t_{PHL} are the same as t_{pd} .



Load Circuit




*Voltage Waveforms
Propagation Delay Times*

NOTES:

1. C_L includes probe and jig capacitance.
2. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_0 = 50\Omega$, $t_r \leq 2$ ns, $t_f \leq 2$ ns.

ORDERING INFORMATION



CORPORATE HEADQUARTERS
 2975 Stender Way
 Santa Clara, CA 95054

for SALES:
 800-345-7015 or 408-727-6116
 fax: 408-492-8674
www.idt.com

for Tech Support:
logichelp@idt.com
 (408) 654-6459