

PI74ALVCH16344

1-Bit to 4-Bit Address/Driver with 3-State Outputs

Product Features

- PI74ALVCH16344 is designed for low voltage operation
- $V_{CC} = 2.3 \text{V to } 3.6 \text{V}$
- Hysteresis on all inputs
- Typical V_{OLP} (Output Ground Bounce) <0.8V at V_{CC} = 3.3V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot)
 2.0V at V_{CC} = 3.3V, T_A = 25°C
- Bus Hold retains last active bus state during 3-State, eliminating the need for external pullup resistors
- Industrial operation at -40°C to +85°C
- · Packages available:
 - -56-pin 240 mil wide plastic TSSOP (A)
 - -56-pin 300 mil wide plastic SSOP (V)

Product Description

Pericom Semiconductor's PI74ALVCH series of logic circuits are produced in the Company's advanced 0.5 micron CMOS technology, achieving industry leading speed.


The PI74ALVCH16344 is a 1-bit to 4-bit buffer/driver designed for 2.3V to 3.6V Vcc operation.

The address/driver is designed for applications where four seperate memory locations must be addressed by a single address.

 $\overline{\text{OE}}$ ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to Vcc through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

The PI74ALVCH16344 has "Bus Hold" which retains the data input's last state whenever the data input goes to high-impedance preventing "floating" inputs and eliminating the need for pullup/down resistors.

Logic Block Diagram






Product Pin Description

Pin Name	Description
ŌE	3-State Output Enable Inputs (Active LOW)
A	Inputs
В	3-State Outputs
GND	Ground
Vcc	Power

Product Pin Configuration



Truth Table(1)

Inp	outs	Outputs
ŌE	A	Bn
L	Н	Н
L	L	L
Н	Н	Z

Notes:

1. H = High Signal Level

L = Low Signal Level

X = Don't Care or Irrelevant

Z = High Impedance



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Supply Voltage Range, V _{CC}	-0.5V to 4.6V
Input Voltage Range, V _I : Except I/O ports (1)	-0.5V to 4.6V
I/O ports (1,2)	-0.5 V to $V_{CC} + 0.5$ V
Output Voltage Range, VO (1,2)	0.5V to V _{CC} +0.5V
Input Clamp Current, I _{IK} (V _I <0)	–50mA
Output Clamp Current, IOK (VO <0)	50mA
Continuous Output Current, IO	±50mA
Continuous Current through each V _{CC} or GND	±100mA
Package Thermal Impedance, θ _{JA} ⁽³⁾	39°C/W
Storage Temperature Range, T _{STG}	65°C to 150°C
Output Voltage Range, $V_O^{(1,2)}$	-0.5V to V _{CC} +0.5 -50m50m. ±50m. ±100m.

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Note:

- 1. The input negative voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
- 2. This value is limited to 4.6V maximum.
- 3. The package thermal impedance is calculated in accordance with JESD 51.

Recommended Operating Condition(1)

Parameters	Description	Test Conditions	Min.	Тур.	Max.	Units
V _{CC}	Supply Voltage		1.65		3.6	
$V_{ m IH}$		$V_{CC} = 1.65V$ to 1.95V	0.65x V _{CC}			
	HIGH Level Input Voltage	$V_{CC} = 2.3 \text{V to } 2.7 \text{V}$	1.7			
		$V_{CC} = 2.7V \text{ to } 3.6V$	2			
		$V_{CC} = 1.65V \text{ to } 1.95V$			0.35x V _{CC}	V
$V_{ m IL}$	LOW Level Input Voltage	$V_{CC} = 2.3 \text{V to } 2.7 \text{V}$			0.7	
		$V_{CC} = 2.7V \text{ to } 3.6V$			0.8	
VI	Input Voltage		0		V _{CC}	
Vo	Output Voltage		0		V _{CC}	
		$V_{CC} = 1.65V$			-4	
т	High-level Output Current	$V_{\rm CC} = 2.3 V$			-12	
I _{OH}		$V_{\rm CC} = 2.7 V$			-12	
		$V_{CC} = 3.0V$			-24	
		$V_{CC} = 1.65V$			4	mA
$I_{ m OL}$	Low-level Output Current	$V_{\rm CC} = 2.3 V$			12	
		$V_{\rm CC} = 2.7 V$			12	
		$V_{CC} = 3.0V$			24	
Δt/Δv	Input Transition rise or fall time	0		10	ns/V	
T_{A}	Operating Free-Air Temperature	-40		85	°C	

3

Note:

1. Unused control inputs must be held at V_{CC} or GND to ensure proper device operation.

PS8166B 10/19/99



DC Electrical Characteristics (Over the Operating Range, $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 3.3\text{V} \pm 10\%$)

Parameters	Test Conditions	V _{CC}	Min.	Тур.(1)	Max.	Units	
	$I_{OH} = -100 \mu A$	1.65V to 3.6V	V _{CC} -0.2				
	$I_{OH} = -4mA$	1.65V	1.2				
	$I_{OH} = -6mA$	2.3V	2.0				
V _{OH}		2.3V	1.7				
	$I_{OH} = -12 \text{mA}$	2.7V	2.2				
		3.0V	2.4				
	$I_{OH} = -24$ mA	3.0V	2.0			V	
	$I_{OL} = 100 \mu A$	1.65V to 3.6V			0.2		
	$I_{OL} = 4mA$	1.65V			0.45		
V.	$I_{OL} = 6mA$	2.3V			0.4		
V_{OL}	I 12 A	2.3V			0.7		
	$I_{OL} = 12 \text{mA}$	2.7V			0.4		
	$I_{OL} = 24 \text{mA}$	3V			0.55		
II	$V_{I} = V_{CC}$ or GND	3.6V			±5		
	$V_I = 0.58V$	1.65V	25			μΑ	
	$V_{I} = 1.07V$	1.65V	-25				
	$V_I = 0.7V$	2.27/	45				
I _I (Hold)	$V_I = 1.7V$	2.3V	-45				
	$V_I = 0.8V$	277	75				
	$V_I = 2V$	3V	-75				
	$V_I = 0 \text{ to } 3.6V^{(2)}$	3.6V			±500		
$I_{OZ}^{(3)}$	$V_O = V_{CC}$ or GND	3.6V			±10		
Icc	$V_I = V_{CC}$ or GND $I_O = 0$	3.6V			20		
ΔI_{CC}	One input at V _{CC} -0.6V, Other inputs at V _{CC} or GND	3V to 3.6V			750		
C _I Control Inputs	$V_{I} = V_{CC}$ or GND	3.3V		4		nE	
C _{IO} A or B ports	$V_O = V_{CC}$ or GND	3.3V		8		pF	

Notes:

- **1.** All typical values are at $V_{CC} = 3.3V$, $T_A = 25$ °C.
- **2.** This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

4

3. For I/O ports, the $I_{\mbox{\scriptsize OZ}}$ includes the input leakage current.



$\textbf{Switching Characteristics over Operating Range}^{(1)}$

Parameters	From	From To (INPUT) (OUTPUT)		$\mathbf{V_{CC}} = 2.5\mathbf{V} \pm 0.2\mathbf{V}$		$V_{\rm CC} = 2.7V$		$V_{CC} = 3.3V \pm 0.3V$	
	(111101)	(001101)	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	
t _{PD}	A	В	1.0	5.0		4.0	1.0	3.6	
ten	ŌĒ	В	1.0	6.8		6.0	1.0	5.0	
t _{DIS}	ŌĒ	В	1.0	6.0		5.2	1.0	5.0	ns
$tsk(0)^{(3)}$							-	0.35	
tsk(0) ⁽⁴⁾							-	0.5	

Notes:

- 1. See test circuit and waveforms, Figures 1 and 2.
- 2. Minimum limits are guaranteed but not tested on Propagation Delays.
- 3. Skew between outputs of same bank, and same device and same transition. This parameter is warranted but not production tested.
- 4. Skew between outputs of all banks, and same device, A1-A8 tied together. This parameter is warranted but not production tested.

Operating Characteristics, $T_A = 25^{\circ}C$


Parameter		Test Conditions	$V_{CC} = 2.5V$ $\pm 0.2V$	$V_{CC} = 3.3V \pm 0.3V$	Units
			Тур		
C _{PD} Power Dissipation Outputs Enable		$C_{L} = 50 pF,$	68	84	pF
Capacitance	Outputs Disabled	f=10 MHz	11	14	pr

5

PS8166B 10/19/99




Parameter Measurement Information $V_{CC} = 2.5V \pm 0.2V$




Test S1 tpd Open tpLZ/tpZL 2 x V_{CC} tpHZ/tpZH GND


Voltage Waveforms Setup and Hold Times



Voltage Waveforms Pulse Duration



Voltage Waveforms Propagation Delay Times



Voltage Waveforms Enable and Disable Times




Figure 1. Load Circuit and Voltage Waveforms

Notes:


- **A.** CL includes probe and jig capacitance.
- **B.** Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All inputs pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50\Omega$, $t_f \leq 2$ ns.
- **D.** The outputs are measured one at a time with one transition per measurement.
- **E.** t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- **F.** t_{PZL} and t_{PZH} are the same as t_{ten} .
- **G.** t_{PLH} and t_{PHL} are the same as t_{pd} .

PS8166B 10/19/99




Parameter Measurement Information $V_{CC} = 2.7V$ and $3.3V \pm 0.3V$


Load Circuit




Voltage Waveforms Setup and Hold Times




Voltage Waveforms Propagation Delay Times





Voltage Waveforms Pulse Duration



Voltage Waveforms Enable and Disable Times




Figure 2. Load Circuit and Voltage Waveforms

Notes:

- A. CL includes probe and jig capacitance.
- **B.** Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All inputs pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50\Omega$, $t_r \leq 2$ ns.
- **D.** The outputs are measured one at a time with one transition per measurement.
- **E.** t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- **F.** t_{PZL} and t_{PZH} are the same as t_{ten} .
- **G.** t_{PLH} and t_{PHL} are the same as t_{pd} .

Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com