

**IN74HC4094**

## 8-Bit Serial-Input Shift Register With Latched 3-State Outputs High-Performance Silicon-Gate CMOS



The IN74HC4094 is identical in pinout to the LS/ALS4094. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs.

This device consists of an 8-bit shift register and 8-bit D-type latch with three-state parallel outputs. Data is shifted serially through the shift register on the positive going transition of the clock input signal. The output of the last stage  $SQ_H$  can be used to cascade several devices.

Data on the  $SQ_H$  output is transferred to a second output ( $SQ'_H$ ) on the following negative transition of the clock input signal. The data of each stage of the shift register is provided with a latch, which latches data on the negative going transition of the Strobe input signal. When the Strobe input is held high, data propagates through the latch to a 3-state output buffer.

This buffer is enabled when Output Enable input is taken high.

- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0  $\mu$ A
- High Noise Immunity Characteristic of CMOS Devices

**LOGIC DIAGRAM****ORDERING INFORMATION**

IN74HC4094N Plastic

IN74HC4094D SOIC

T<sub>A</sub> = -55° to 125° C for all packages**PIN ASSIGNMENT**

STROBE	1	●	16	V <sub>CC</sub>
A	2		15	OUTPUT ENABLE
CLOCK	3		14	Q <sub>E</sub>
Q <sub>A</sub>	4		13	Q <sub>F</sub>
Q <sub>B</sub>	5		12	Q <sub>G</sub>
Q <sub>C</sub>	6		11	Q <sub>H</sub>
Q <sub>D</sub>	7		10	SQ' <sub>H</sub>
GND	8		9	SQ <sub>H</sub>

**FUNCTION TABLE**

Clock	Output Enable	Strobe	A	Inputs		Parallel Outputs	Serial Outputs
				QA	QN		
/	L	X	X	Z	Z	Q <sub>6</sub>	NC
/	L	X	X	Z	Z	NC	SQ <sub>H</sub>
/	H	L	X	NC	NC	Q <sub>6</sub>	NC
/	H	H	L	L	Q <sub>N-1</sub>	Q <sub>6</sub>	NC
/	H	H	H	H	Q <sub>N-1</sub>	Q <sub>6</sub>	NC
/	H	X	X	NC	NC	NC	SQ <sub>H</sub>

NC = No Change

Z = high impedance

X = don't care

**MAXIMUM RATINGS\***

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V <sub>IN</sub>	DC Input Voltage (Referenced to GND)	-1.5 to V <sub>CC</sub> +1.5	V
V <sub>OUT</sub>	DC Output Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> +0.5	V
I <sub>IN</sub>	DC Input Current, per Pin	±20	mA
I <sub>OUT</sub>	DC Output Current, per Pin	±25	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND Pins	±50	mA
P <sub>D</sub>	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
T <sub>tsg</sub>	Storage Temperature	-65 to +150	°C
T <sub>L</sub>	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

\*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package: : - 7 mW/°C from 65° to 125°C

**RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	2.0	6.0	V
V <sub>IN</sub> , V <sub>OUT</sub>	DC Input Voltage, Output Voltage (Referenced to GND)	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature, All Package Types	-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Figure 1) V <sub>CC</sub> =2.0 V V <sub>CC</sub> =4.5 V V <sub>CC</sub> =6.0 V	0 0 0	1000 500 400	ns

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>IN</sub> and V<sub>OUT</sub> should be constrained to the range GND≤(V<sub>IN</sub> or V<sub>OUT</sub>)≤V<sub>CC</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

**DC ELECTRICAL CHARACTERISTICS**(Voltages Referenced to GND)

Symbol	Parameter	Test Conditions	V <sub>CC</sub> V	Guaranteed Limit			Unit
				25 °C to -55°C	≤85 °C	≤125 °C	
V <sub>IH</sub>	Minimum High-Level Input Voltage	V <sub>OUT</sub> = 0.1 V or V <sub>CC</sub> -0.1 V  I <sub>OUT</sub>   ≤ 20 μA	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V <sub>IL</sub>	Maximum Low - Level Input Voltage	V <sub>OUT</sub> =0.1 V or V <sub>CC</sub> -0.1 V  I <sub>OUT</sub>   ≤ 20 μA	2.0 4.5 6.0	0.5 1.35 1.8	0.5 1.35 1.8	0.5 1.35 1.8	V
V <sub>OH</sub>	Minimum High-Level Output Voltage	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>  I <sub>OUT</sub>   ≤ 20 μA	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>OUT</sub>   ≤ 4.0 mA  I <sub>OUT</sub>   ≤ 5.2 mA	4.5 6.0	3.98 5.48	3.84 5.34	3.7 5.2	
V <sub>OL</sub>	Maximum Low-Level Output Voltage	V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>  I <sub>OUT</sub>   ≤ 20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>  I <sub>OUT</sub>   ≤ 4.0 mA  I <sub>OUT</sub>   ≤ 5.2 mA	4.5 6.0	0.26 0.26	0.33 0.33	0.4 0.4	
I <sub>IN</sub>	Maximum Input Leakage Current	V <sub>IN</sub> =V <sub>CC</sub> or GND	6.0	±0.1	±1.0	±1.0	μA
I <sub>OZ</sub>	Maximum Three-State Leakage Current	Output in High-Impedance State V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> V <sub>OUT</sub> =V <sub>CC</sub> or GND	6.0	±0.5	±5.0	±10	μA
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	V <sub>IN</sub> =V <sub>CC</sub> or GND I <sub>OUT</sub> =0μA	6.0	4.0	40	160	μA


## AC ELECTRICAL CHARACTERISTICS( $C_L=50\text{pF}$ ,Input $t_r=t_f=6.0\text{ ns}$ )

Symbol	Parameter	$V_{CC}$ V	Guaranteed Limit			Unit
			$25^\circ\text{C}$ to $-55^\circ\text{C}$	$\leq 85^\circ\text{C}$	$\leq 125^\circ\text{C}$	
$f_{max}$	Maximum Clock Frequency (50% Duty Cycle) (Figures 1 and 5)	2.0 4.5 6.0	6 30 35	5 25 28	4 20 23	MHz
$t_{PLH}, t_{PHL}$	Maximum Propagation Delay, Clock to $SQ_H$ (Figures 1 and 5)	2.0 4.5 6.0	150 30 26	190 38 33	225 45 38	ns
$t_{PLH}, t_{PHL}$	Maximum Propagation Delay, Clock to $Q_A-Q_H$ (Figures 2 and 5)	2.0 4.5 6.0	195 40 33	245 50 42	295 60 50	ns
$t_{PLZ}, t_{PHZ}$	Maximum Propagation Delay ,Output Enable to $Q_A-Q_H$ (Figures 3 and 6)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns
$t_{PZL}, t_{PZH}$	Maximum Propagation Delay ,Output Enable to $Q_A-Q_H$ (Figures 3 and 6)	2.0 4.5 6.0	175 35 30	220 44 37	265 53 45	ns
$C_{IN}$	Maximum Input Capacitance	-	10	10	10	pF
$C_{OUT}$	Maximum Three-State Output Capacitance (Output in High-Impedance State), $Q_A-Q_H$	-	15	15	15	pF


$C_{PD}$	Power Dissipation Capacitance (Per Package)	Typical @ $25^\circ\text{C}$ , $V_{CC}=5.0\text{ V}$	pF
	Used to determine the no-load dynamic power consumption: $P_D=C_{PD}V_{CC}^2f+I_{CC}V_{CC}$	300	

## TIMING REQUIREMENTS( $C_L=50\text{pF}$ ,Input $t_r=t_f=6.0\text{ ns}$ )


Symbol	Parameter	$V_{CC}$ V	Guaranteed Limit			Unit
			$25^\circ\text{C}$ to $-55^\circ\text{C}$	$\leq 85^\circ\text{C}$	$\leq 125^\circ\text{C}$	
$t_{su}$	Minimum Setup Time, Serial Data Input A to Clock (Figure 4)	2.0 4.5 6.0	50 10 9.0	65 13 11	75 15 13	ns
$t_h$	Minimum Hold Time, Clock to Data Input A (Figure 4)	2.0 4.5 6.0	3 3 3	3 3 3	3 3 3	ns
$t_w$	Minimum Pulse Width, Strobe (Figure 1)	2.0 4.5 6.0	80 16 14	100 20 17	120 24 20	ns
$t_r, t_f$	Maximum Input Rise and Fall Times (Figure 1)	2.0 4.5 6.0	1000 500 400	1000 500 400	1000 500 400	ns




**Figure 1. Switching Waveforms**




**Figure 2. Switching Waveforms**



**Figure 3. Switching Waveforms**




**Figure 4. Switching Waveforms**



\*Includes all probe and jig capacitance.


**Figure 5. Test Circuit**



\*Includes all probe and jig capacitance.

**Figure 6. Test Circuit**

## EXPANDED LOGIC DIAGRAM



**TIMING DIAGRAM**

