



**Flash-ROM Module 8MByte (2Mx32Bit), 72Pin-SIMM, 3.3V Design**  
**Part No. HMF2M32M4VGL**

## GENERAL DESCRIPTION

The HMF2M32M4VGL is a high-speed flash read only memory (FROM) module containing 2,097,152 words organized in a x32bit configuration. The module consists of four 2M x 8bit FROM mounted on a 72 -pin, single-sided, FR4-printed circuit board.

Commands are written to the command register using standard microprocessor write timings.

Register contents serve as input to an internal state-machine, which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from 12.0V flash or EPROM devices.

Four chip enable inputs, ( $\overline{WE0}$ ,  $\overline{WE1}$ ,  $\overline{WE2}$ ,  $\overline{WE3}$ ) are used to enable the module's 8 bits independently. Output enable ( $\overline{OE}$ ) and write enable ( $\overline{WE}$ ) can set the memory input and output.

When FROM module is disable condition the module is becoming power standby mode, system designer can get low -power design. All module components may be powered from a single + 3.3V DC power supply and all inputs and outputs are TTL - compatible.

## FEATURES

- w Access time : 70, 80, 90, 120ns
- w High-density 8MByte design
- w High-reliability, low-power design
- w Single + 3.3V  $\pm$  0.3V power supply
- w Easy memory expansion
- w All inputs and outputs are TTL-compatible
- w FR4-PCB design
- w Low profile 72-pin SIMM
- w Minimum 1,000,000 write/erase cycle
- w Sectors erase architecture
- w Sector group protection
- w Temporary sector group unprotection

## OPTIONS

w Timing

70ns access	-70
80ns access	-80
90ns access	-90
120ns access	-120

w Packages


72-pin SIMM	M
-------------	---

## MARKING

## PIN ASSIGNMENT

PIN	Symbol	PIN	Symbol	PIN	Symbol
1	Vss	25	DQ17	49	$\overline{BANKE0}$
2	NC	26	DQ18	50	A3
3	DQ0	27	DQ19	51	A4
4	DQ1	28	DQ20	52	A5
5	DQ2	29	DQ21	53	A6
6	DQ3	30	Vcc	54	A7
7	DQ4	31	DQ22	55	A8
8	DQ5	32	DQ23	56	A9
9	DQ6	33	$\overline{WE2}$	57	A10
10	Vcc	34	NC	58	A11
11	DQ7	35	DQ24	59	Vcc
12	$\overline{WE0}$	36	DQ25	60	A12
13	$\overline{RY\_BY}$	37	DQ26	61	A13
14	DQ8	38	DQ27	62	A14
15	DQ9	39	Vss	63	A15
16	DQ10	40	DQ28	64	A16
17	DQ11	41	DQ29	65	A17
18	DQ12	42	DQ30	66	A18
19	DQ13	43	DQ31	67	A19
20	DQ14	44	$\overline{WE3}$	68	A20
21	DQ15	45	NC	69	A0
22	$\overline{WE1}$	46	$\overline{RESET}$	70	A1
23	NC	47	A2	71	NC
24	DQ16	48	$\overline{OE}$	72	Vss

FUNCTIONAL BLOCK DIAGRAM



## TRUTH TABLE

MODE	/OE	/CE	/WE	/RESET	DQ ( /BYTE=L )	POWER
STANDBY	X	H	X	V <sub>CC</sub> ±0.3V	HIGH-Z	STANDBY
NOT SELECTED	H	L	H	H	HIGH-Z	ACTIVE
READ	L	L	H	H	D <sub>OUT</sub>	ACTIVE
WRITE or ERASE	X	L	L	H	D <sub>IN</sub>	ACTIVE

NOTE: X means don't care

## ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING
Voltage with respect to ground all other pins	V <sub>IN,OUT</sub>	-0.5V to V <sub>CC</sub> +0.5V
Voltage with respect to ground V <sub>CC</sub>	V <sub>CC</sub>	-0.5V to +4.0V
Storage Temperature	T <sub>STG</sub>	-65°C to +150°C
Operating Temperature	T <sub>A</sub>	-55°C to +125°C

w Stresses greater than those listed under " Absolute Maximum Ratings" may cause permanent damage to the device . This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	TYP.	MAX
V <sub>CC</sub> for ± 10% device Supply Voltages	V <sub>CC</sub>	2.7V		3.6V
Ground	V <sub>SS</sub>	0	0	0

DC AND OPERATING CHARACTERISTICS ( 0°C ≤ T<sub>A</sub> ≤ 70 °C )

PARAMETER	TEST CONDITIONS	SYMBOL	MIN	TYP	MAX	UNIT
Input Load Current	V <sub>CC</sub> =V <sub>CC</sub> max, V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>	I <sub>L1</sub>			±1.0	μA
A9 Input Loda Current	V <sub>CC</sub> =V <sub>CC</sub> max, ; A9=12.5 V	I <sub>L1T</sub>			35	μA
Output Leakage Current	V <sub>CC</sub> =V <sub>CC</sub> max, V <sub>OUT</sub> = V <sub>SS</sub> to V <sub>CC</sub>	I <sub>L0</sub>			±1.0	μA
V <sub>CC</sub> Active Read Current (1)	/CE= V <sub>IL</sub> , /OE= V <sub>IH</sub> , Byte Mode	I <sub>CC1</sub>	5MHz	9	16	μA
			1MHz	2	4	
	/CE= V <sub>IL</sub> , /OE= V <sub>IH</sub> , Word Mode		5MHz	9	16	
			1MHz	2	4	
V <sub>CC</sub> Active Write Current (Note2,3,4)	/CE = V <sub>IL</sub> , /OE=V <sub>IH</sub>	I <sub>CC2</sub>		20	30	mA
V <sub>CC</sub> Standby Current(Note2)	/CE, /RESET=V <sub>CC</sub> ±0.3V	I <sub>CC3</sub>		0.2	5	mA

Vcc Standby Current During Reset(Note2)	/RESET=Vss±0.3V	I <sub>CC4</sub>		0.2	5	mA
Automatic Sleep Mode(Note2,5)	V <sub>IH</sub> = Vcc ±0.3V; V <sub>IL</sub> = Vss ±0.3V;	V <sub>CC5</sub>		0.2	5	V
Input Low Voltage		V <sub>IL</sub>	-0.5		0.8	V
Input High Voltage		V <sub>IH</sub>	0.7×V <sub>c</sub> c		V <sub>cc</sub> +0 .3	V
Voltage for Autoselect and Temporary Sector Unprotect	V <sub>CC</sub> = 3.3V	V <sub>ID</sub>	11.5		12.5	V
Output Low Voltage	I <sub>OL</sub> = 4.0mA, V <sub>CC</sub> =V <sub>CC</sub> min	V <sub>OL</sub>			0.45	V
Output High Voltage	I <sub>OH</sub> = -2.0mA, V <sub>CC</sub> =V <sub>CC</sub> min	0.85×V <sub>c</sub> c				V
	I <sub>OH</sub> = -100μA, V <sub>CC</sub> =V <sub>CC</sub> min	V <sub>CC</sub> -0.4				
Low Vcc Lock-Out Voltage(Note 4)		V <sub>LKO</sub>	2.3		2.5	V

**Notes**

1. The I<sub>CC</sub> Current listed is typically less than 2 ma/MHz, with /OE at V<sub>IH</sub>. Typical V<sub>CC</sub> is 3.0V.
2. Maximum I<sub>CC</sub> Specifications are tested with V<sub>CC</sub>=V<sub>CC</sub>max.
3. I<sub>CC</sub> active while Embedded Erase of Embedded Program is in progress.

**ERASE AND PROGRAMMING PERFORMANCE**

PARAMETER	LIMITS			UNIT	COMMENTS
	MIN.	TYP.	MAX.		
Sector Erase Time	-	0.7	15	sec	Excludes 00H programming prior to erasure
Chip Erase Time		25		sec	
Byte Programming Time	-	9	300	μs	Excludes system-level overhead
Chip Programming Time	-	18	54	sec	

**TSOP CAPACITANCE**

PARAMETER SYMBOL	PARAMETER DESCRIPTION	TEST SETUP	MIN	MAX	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0	6	7.5	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0	8.5	12	pF
C <sub>IN2</sub>	Control Pin Capacitance	V <sub>IN</sub> = 0	7.5	9	pF

**Notes** : Test conditions T<sub>A</sub> = 25° C, f=1.0 MHz.

**AC CHARACTERISTICS**

**Read Only Operations Characteristics**


PARAMETER SYMBOLS		DESCRIPTION	TEST SETUP	Speed Options				UNIT
JEDEC	STANDARD			-70R	-80	-90	-120	
t <sub>AVAV</sub>	t <sub>RC</sub>	Read Cycle Time (Note 1)	Min	70	80	90	120	ns
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address to Output Delay	/CE = V <sub>IL</sub> /OE = V <sub>IL</sub> Max	70	80	90	120	ns
t <sub>ELQV</sub>	t <sub>CE</sub>	Chip Enable to Output Delay	/OE = V <sub>IL</sub> Max	70	80	90	120	ns
t <sub>GLQV</sub>	t <sub>OE</sub>	Chip Enable to Output Delay	Max	30	30	35	35	ns
t <sub>EHQZ</sub>	t <sub>DF</sub>	Chip Enable to Output High-Z	Max	25	25	30	30	ns
t <sub>GHQZ</sub>	t <sub>DF</sub>	Output Enable to Output High-Z	Max	25	25	30	30	ns
		Output Enable Hold Time(Note 1)	Read Min	0				ns
			Toggle and /Data Polling Min	10				
t <sub>AXQX</sub>	t <sub>QH</sub>	Output Hold Time From Addresses, /CE or /OE, Whichever Occurs First	Min	0				ns

**Notes :**

1. Not 100% tested.
2. See Figure 5 and Table 10 for test specifications.

**TEST SPECIFICATIONS**

TEST CONDITION	70R, 80	90, 120	UNIT
Output load	1TTL gate		
Output load capacitance, C <sub>L</sub> (Including jig capacitance)	30	100	pF
Input rise and fall times	5		ns
Input pulse levels	0.0-3.0		V
Input timing measurement reference levels	1.5		V
Output timing measurement reference levels	1.5		V



## ⌋ Erase/Program Operations

PARAMETER SYMBOLS		DESCRIPTION		Speed Options				UNIT
JEDEC	STANDARD			70R	80	90	120	
$t_{AVAV}$	$t_{WC}$	Write Cycle Time	Min	70	80	90	120	ns
$t_{AVWL}$	$t_{AS}$	Address Setup Time	Min	0				ns
$t_{WLAX}$	$t_{AH}$	Address Hold Time	Min	45	45	45	50	ns
$t_{DVWH}$	$t_{DS}$	Data Setup Time	Min	35	35	45	50	ns
$t_{WHDX}$	$t_{DH}$	Data Hold Time	Min	0				ns
	$t_{OES}$	Output Enable Setup Time	Min	0				ns
$t_{GHWL}$	$t_{GHWL}$	Read Recover Time Before Write	Min	0				ns
$t_{ELWL}$	$t_{CS}$	/CE Setup Time	Min	0				ns
$t_{WHEH}$	$t_{CH}$	/CE Hold Time	Min	0				ns
$t_{WLWH}$	$t_{WP}$	Write Pulse Width	Min	35	35	35	50	ns
$t_{WHWL}$	$t_{WPH}$	Write Pulse Width High	Min	30				ns
$t_{WHWH1}$	$t_{WHWH1}$	Byte Programming	Byte	9				$\mu$ s
		Operation	Word	11				
$t_{WHWH2}$	$t_{WHWH2}$	Sector Erase Operation (Note1)	Typ	0.7				sec
	$t_{VCS}$	Vcc set up time	Min	50				$\mu$ s
	$t_{RB}$	Recovery Time from RY//BY	Min	0				ns
	$t_{BUSY}$	Program/Erase Valid to RY//BY Delay	Min	90				ns

### Notes :

1. Not 100% tested.
2. See the "Erase and Programming Performance" section for more information.

## Eraser/Program Operations


### Alternate /CE Controlled Writes

PARAMETER SYMBOLS		DESCRIPTION		Speed Options				UNIT
JEDEC	STANDARD			-70R	-80	-90	120	
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	Min	70	80	90	120	ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Setup Time	Min	0				ns
t <sub>WLAX</sub>	t <sub>AH</sub>	Address Hold Time	Min	45	45	45	50	ns
t <sub>DVEH</sub>	t <sub>DS</sub>	Data Setup Time	Min	35	35	45	50	ns
t <sub>EHDx</sub>	t <sub>DH</sub>	Data Hold Time	Min	0				ns
	t <sub>OES</sub>	Output Enable Setup Time	Min	0				ns
t <sub>GHEL</sub>	t <sub>GHEL</sub>	Read Recover Time Before Write	Min	0				ns
t <sub>WLEL</sub>	t <sub>WS</sub>	/WE Setup Time	Min	0				ns
t <sub>EHEH</sub>	t <sub>WH</sub>	/WE Hold Time	Min	0				ns
t <sub>ELEH</sub>	t <sub>CP</sub>	/CE Pulse Width	Min	35	35	35	50	ns
T <sub>EHEL</sub>	t <sub>CPH</sub>	/CE Pulse Width High	Min	30				ns
t <sub>WHWH1</sub>	t <sub>WHWH1</sub>	Byte Programming	Byte	9				μs
		Operation	Word	11				
t <sub>WHWH2</sub>	t <sub>WHWH2</sub>	Sector Erase Operation	Typ	0.7				sec


#### Notes :

1. Not 100% tested.
2. See the "Erase and Programming Performance" section for more information.

⌌ READ OPERATIONS TIMING




⌌ RESET TIMING




Reset Timings NOT during Embedded Algorithms

Reset Timings during Embedded Algorithms







U PROGRAM OPERATIONS TIMING




U CHIP/SECTOR ERASE OPERATION TIMINGS




**U DATA# POLLING TIMES(DURING EMBEDDED ALGORITHMS)**




**U TOGGLE# BIT TIMINGS (DURING EMBEDDED ALGORITHMS)**




U SECTOR PROTECT UNPROTECT TIMEING DIAGRAM



U ALTERNATE CE# CONTROLLED WRITE OPERATING TIMINGS



PACKAGE DIMENSIONS



(Solder & Gold Plating)

ORDERING INFORMATION

Part Number	Density	Org.	Package	Component Number	Vcc	SPEED
HMF2M32M4VGL-70	8MByte	2Mx 32Bit	72Pin -SIMM	4EA	3.3V	70ns
HMF2M32M4VGL-80	8MByte	2Mx 32Bit	72Pin -SIMM	4EA	3.3V	80ns
HMF2M32M4VGL-90	8MByte	2Mx 32Bit	72Pin -SIMM	4EA	3.3V	90ns
HMF2M32M4VGL-120	8MByte	2Mx 32Bit	72Pin -SIMM	4EA	3.3V	120ns