

#### GENERAL DESCRIPTION



The ICS840002-01 is a 2 output LVCMOS/LVTTL Synthesizer optimized to generate Ethernet reference clock frequencies and is a member of the HiPerClocks<sup>™</sup> family of high performance clock solutions from ICS. Using a 25MHz 18pF

parallel resonant crystal, the following frequencies can be generated based on the 2 frequency select pins (F\_SEL1:0): 156.25MHz, 125MHz, and 62.5MHz. The ICS840002-01 uses ICS' 3rd generation low phase noise VCO technology and can achieve 1ps or lower typical random rms phase jitter, easily meeting Ethernet jitter requirements. The ICS840002-01 is packaged in a small 16-pin TSSOP package.

#### **F**EATURES

- Two LVCMOS/LVTTL outputs @ 3.3V, 17Ω typical output impedance
- Selectable crystal oscillator interface or LVCMOS/LVTTL single-ended input
- Output frequency range: 56MHz 175MHz
- VCO range: 560MHz 700MHzOutput skew: 12ps (maximum)
- RMS phase jitter at 156.25MHZ (1.875MHz 20MHz): 0.47ps (typical)

#### Phase noise:


<u>Offset</u>	Noise Power
100Hz	97.4 dBc/Hz
1kHz	120.2 dBc/Hz
10kHz	127.6 dBc/Hz
100kHz	126.1 dBc/Hz

- Full 3.3V or 3.3V core/2.5V output supply mode
- -30°C to 85°C ambient operating temperature
- Available in both standard and lead-free RoHS compliant packages


#### FREQUENCY SELECT FUNCTION TABLE

		Inputs	Output Frequency	
F_SEL1	F_SEL0	M Divider Value	N Divider Value	(25MHz Ref.)
0	0	25	4	156.25
0	1	25	5	125
1	0	25	10	62.5
1	1	25	5	125

#### **BLOCK DIAGRAM**



#### PIN ASSIGNMENT



#### ICS840002-01

16-Lead TSSOP 4.4mm x 5.0mm x 0.92mm package body

G Package
Top View

### ICS840002-01

# FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVCMOS/LVTTL FREQUENCY SYNTHESIZER

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1	F_SEL0	Input	Pullup	Frequency select pin. LVCMOS/LVTTL interface levels.
2	nXTAL_SEL	Input	Pulldown	Selects between the crystal or TEST_CLK inputs as the PLL reference source. When HIGH, selects TEST_CLK. When LOW, selects XTAL inputs. LVCMOS/LVTTL interface levels.
3	TEST_CLK	Input	Pulldown	Single-ended LVCMOS/LVTTL clock input.
4	OE	Input	Pullup	Output enable pin. When HIGH, the outputs are active. When LOW, the outputs are in a high impedance state. LVCMOS/LVTTL interface levels.
5	MR	Input	Pulldown	Active HIGH Master Reset. When logic HIGH, the internal dividers are reset causing active outputs to go low. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.
6	nPLL_SEL	Input	Pulldown	PLL Bypass. When LOW, the output is driven from the VCO output.  When HIGH, the PLL is bypassed and the output frequency = reference clock frequency/N output divider.  LVCMOS/LVTTL interface levels.
7	$V_{_{\mathrm{DDA}}}$	Power		Analog supply pin.
8	V <sub>DD</sub>	Power		Core supply pin.
9, 10	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_OUT is the output. XTAL_IN is the input.
11	V <sub>DDO</sub>	Power		Output supply pin.
12, 13	Q1, Q0	Output		Single-ended clock outputs. LVCMOS/LVTTL interface levels.
14, 15	GND	Power		Power supply ground.
16	F_SEL1	Input	Pullup	Frequency select pin. LVCMOS/LVTTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
C <sub>PD</sub>	Power Dissipation Capacitance			8		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ
Ь	R <sub>OUT</sub> Output Impedance	3.3V±5%	14	17	21	Ω
n <sub>out</sub>		2.5V±5%	16	21	25	Ω





#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_I$  -0.5V to  $V_{DD}$  + 0.5 V

Outputs,  $V_{O}$  -0.5V to  $V_{DDO}$  + 0.5V

Package Thermal Impedance, θ<sub>1α</sub> 89°C/W (0 Ifpm)

Storage Temperature, T<sub>STG</sub> -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{DD} = V_{DDA} = 3.3V \pm 5\%$ ,  $V_{DDO} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $T_{A} = 0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>DDA</sub>	Analog Supply Voltage		3.135	3.3	3.465	V
	V <sub>DDO</sub> Output Supply Voltage		3.135	3.3	3.465	V
V <sub>DDO</sub>			2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current				100	mA
I <sub>DDA</sub>	Analog Supply Current				12	mA
I <sub>DDO</sub>	Output Supply Current				5	mA

Table 3B. LVCMOS/LVTTL DC Characteristics,  $V_{DD} = V_{DDA} = 3.3V \pm 5\%$ ,  $V_{DDO} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ , Ta = -30°C to  $85^{\circ}$ C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Vol	tage		2		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Volt	age		-0.3		0.8	V
	Input	OE, F_SEL0, F_SEL1	$V_{DD} = V_{IN} = 3.465V$ or 2.625V			5	μΑ
IH	High Current	nPLL_SEL, MR, nXTAL_SEL, TEST_CLK	$V_{DD} = V_{IN} = 3.465V$ or 2.625V			150	μΑ
	Input	OE, F_SEL0, F_SEL1	$V_{DD} = 3.465V \text{ or } 2.625V,$ $V_{IN} = 0V$	-150			μΑ
I I <sub>IL</sub>	Low Current	nPLL_SEL, MR, nXTAL_SEL, TEST_CLK	$V_{DD} = 3.465V \text{ or } 2.625V,$ $V_{IN} = 0V$	-5			μΑ
V	Output High Voltage; NOTE 1		$V_{DDO} = 3.465V \pm 5\%$	2.6			V
V <sub>OH</sub>			$V_{DDO} = 2.5V \pm 5\%$	1.8	·		V
V <sub>OL</sub>	Output Low Vo	oltage; NOTE 1	$V_{DDO} = 3.3V \text{ or } 2.5V \pm 5\%$			0.5	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{DDO}/2$ . See Parameter Measurement Information, Output Load Test Circuits.

TABLE 4. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency			25		MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW

NOTE: Characterized using an 18pF parallel resonant crystal.

Table 5A. AC Characteristics,  $V_{DD} = V_{DDA} = V_{DDO} = 3.3V \pm 5\%$ , Ta = -30°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
		F_SEL[1:0] = 00	140		175	MHz
f <sub>out</sub>	Output Frequency	F_SEL[1:0] = 01	112		140	MHz
		F_SEL[1:0] = 10 or 11	56		70	MHz
tsk(o)	Output Skew; NOTE 1, 3				12	ps
	RMS Phase Jitter (Random); NOTE 2	156.25MHz (1.875MHz - 20MHz)		0.47		ps
<i>t</i> jit(Ø)		125MHz (1.875MHz - 20MHz)		0.57		ps
		62.5MHz (1.875MHz - 20MHz)		0.51		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	200		700	ps
odc	Output Duty Cycle		46		54	%

NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.

Measured at V<sub>DDO</sub>/2.

NOTE 2: Please refer to the Phase Noise Plot.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

 $\textbf{Table 5B. AC Characteristics, V}_{\text{DD}} = V_{\text{DDA}} = 3.3 \text{V} \pm 5\%, \text{ V}_{\text{DDO}} = 2.5 \text{V} \pm 5\%, \text{ Ta} = -30 ^{\circ}\text{C to } 85 ^{\circ}\text{C}$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
		F_SEL[1:0] = 00	140		175	MHz
f <sub>out</sub>	Output Frequency	F_SEL[1:0] = 01	112		140	MHz
		F_SEL[1:0] = 10 or 11	56		68	MHz
tsk(o)	Output Skew; NOTE 1, 3				12	ps
	RMS Phase Jitter (Random); NOTE 2	156.25MHz (1.875MHz - 20MHz)		0.47		ps
<i>t</i> jit(Ø)		125MHz (1.875MHz - 20MHz)		0.55		ps
		62.5MHz (1.875MHz - 20MHz)		0.49		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	200		700	ps
odc	Output Duty Cycle		46		54	%


NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.

Measured at  $V_{DDO}/2$ .


NOTE 2: Please refer to the Phase Noise Plot.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.


#### Typical Phase Noise at 62.5MHz @3.3V




#### Typical Phase Noise at 156.25MHz @3.3V




### PARAMETER MEASUREMENT INFORMATION






#### 3.3V Core/3.3V OUTPUT LOAD AC TEST CIRCUIT


#### 3.3V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT






#### **RMS PHASE JITTER**

#### **OUTPUT SKEW**





#### **OUTPUT RISE/FALL TIME**

#### OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

#### **APPLICATION INFORMATION**

#### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS840002-01 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\rm DD}, V_{\rm DDA},$  and  $V_{\rm DDO}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a  $10\Omega$  resistor along with a  $10\mu F$  and a  $.01\mu F$  bypass capacitor should be connected to each  $V_{\rm DDA}$ . The  $10\Omega$  resistor can also be replaced by a ferrite bead.





FIGURE 1. POWER SUPPLY FILTERING

#### **CRYSTAL INPUT INTERFACE**

The ICS840002-01 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in  $\it Figure~2$ 

below were determined using a 25MHz 18pF parallel resonant crystal and were chosen to minimize the ppm error.



#### RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

#### INPUTS:

#### **CRYSTAL INPUT:**

For applications not requiring the use of the crystal oscillator input, both XTAL\_IN and XTAL\_OUT can be left floating. Though not required, but for additional protection, a  $1 \mbox{k}\Omega$  resistor can be tied from XTAL\_IN to ground.

#### TEST\_CLK INPUT:

For applications not requiring the use of the test clock, it can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from the TEST\_CLK to ground.

#### LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **O**UTPUTS:

#### LVCMOS OUTPUT:

All unused LVCMOS output can be left floating. We recommend that there is no trace attached.

#### LAYOUT GUIDELINE

Figure 3 shows a schematic example of the ICS840002-01. An example of LVCMOS termination is shown in this schematic. Additional LVCMOS termination approaches are shown in the LVCMOS Termination Application Note. In this example, an 18 pF parallel resonant 25MHz crystal is used. The C1=22pF and

C2=22pF are recommended for frequency accuracy. For different board layout, the C1 and C2 may be slightly adjusted for optimizing frequency accuracy.  $1K\Omega$  pullup or pulldown resistors can be used for the logic control input pins.




FIGURE 3. ICS840002-01 SCHEMATIC EXAMPLE

### ICS840002-01

# FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVCMOS/LVTTL FREQUENCY SYNTHESIZER

### **RELIABILITY INFORMATION**

### Table 6. $\theta_{\text{JA}} \text{vs. Air Flow Table for 16 Lead TSSOP}$

#### $\theta_{JA}$ by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	137.1°C/W	118.2°C/W	106.8°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	89.0°C/W	81.8°C/W	78.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### TRANSISTOR COUNT

The transistor count for ICS840002-01 is: 3085



#### PACKAGE OUTLINE - G SUFFIX FOR 16 LEAD TSSOP




TABLE 7. PACKAGE DIMENSIONS

SYMBOL	Millim	neters
STWIBOL	Minimum	Maximum
Ν	1	6
Α		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	4.90	5.10
E	6.40 E	BASIC
E1	4.30	4.50
е	0.65 E	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MO-153



### ICS840002-01

# FEMTOCLOCKS<sup>TM</sup> CRYSTAL-TO-LVCMOS/LVTTL FREQUENCY SYNTHESIZER

#### TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS840002AG-01	40002A01	16 Lead TSSOP	tube	-30°C to 85°C
ICS840002AG-01T	40002A01	16 Lead TSSOP	2500 tape & reel	-30°C to 85°C
ICS840002AG-01LF	0002A01L	16 Lead "Lead-Free" TSSOP	tube	-30°C to 85°C
ICS840002AG-01LFT	0002A01L	16 Lead "Lead-Free" TSSOP	2500 tape & reel	-30°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

 $The aforementioned trademarks, HiPerClockS and {\tt FentoClockS} and {\tt FentoClockS} and {\tt FentoClockS} and {\tt FentoClockS} are trademarks of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.$ 

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.



REVISION HISTORY SHEET				
Rev	Table	Page	Description of Change	Date
В		1	Features Section - corrected the integration range from 1.875MHz - 175MHz to 1.875MHz - 20MHz in the RMS phase jitter bullet.	1/13/06
	T4	4	Crystal Characteristics Table - added Drive Level.	
		8	Added Recommendations for Unused Input and Output Pins.	
	Т8	11	Ordering Information Table - corrected standard marking and added Lead-Free part number, marking and note.	