



SRAM MODULE 8Mbyte(4M x 16-Bit)
Part No. HMS4M16M16G

GENERAL DESCRIPTION

The HMS4M16M16G is a high-speed static random access memory (SRAM) module containing 2,097,152 words organized in 4M x16-bit configuration. The module consists of sixteen 1M x 4 SRAMs mounted on a 72-pin, double-sided, FR4-printed circuit board.

Eight chip enable inputs, (/CE1, /CE2, /CE3 and /CE4) are used to enable the module's 4 bytes independently.

Output enable (/OE) and write enable (/WE) can set the memory input and output.

Data is written into the SRAM memory when write enable (/WE) and chip enable (/CE) inputs are both LOW.

Reading is accomplished when /WE remains HIGH and /CE and output enable (/OE) are LOW.

For reliability, this SRAM module is designed as multiple power and ground pin. All module components may be powered from a single +5V DC power supply and all inputs and outputs are fully TTL-compatible.

FEATURES

- ◆ Access times : 10, 12, 15, 17 and 20ns
- ◆ High-density 8MByte design
- ◆ High-reliability, high-speed design
- ◆ Single + 5V \pm 10% power supply
- ◆ Easy memory expansion /CE and /OE functions
- ◆ All inputs and outputs are TTL-compatible
- ◆ Industry-standard pinout
- ◆ FR4-PCB design
- ◆ Low profile 72-pin
- ◆ Part identification
 - HMS2M16M8G : SIMM design,Gold

OPTIONS

- ◆ Timing

10ns access	-10
12ns access	-12
15ns access	-15
17ns access	-17
20ns access	-20

- ◆ Packages

72-pin SIMM	M
-------------	---


MARKING


PIN ASSIGNMENT

NC	2					1	Vcc
NC	4					3	NC
NC	6					5	Vss
DQ0	8					7	NC
DQ1	10					9	DQ8
DQ2	12					11	DQ9
DQ3	14					13	DQ10
Vcc	16					15	DQ11
A7	18					17	A0
A8	20					19	A1
A9	22					21	A2
DQ4	24					23	DQ12
DQ5	26					25	DQ13
DQ6	28					27	DQ14
DQ7	30					29	DQ15
/WE	32					31	Vss
A14	34					33	A15
/CE1	36					35	/CE2
/CE3	38					37	/CE4
A16	40					39	A17
Vss	42					41	/OE
NC	44					43	NC
NC	46					45	NC
NC	48					47	NC
NC	50					49	NC
A10	52					51	A3
A11	54					53	A4
A12	56					55	A5
A13	58					57	Vcc
NC	60					59	A6
NC	62					61	NC
NC	64					63	NC
NC	66					65	NC
Vss	68					67	NC
A19	70					69	A18
A20	72					71	Vcc

SIMM/ZIP
TOP VIEW

FUNCTIONAL BLOCK DIAGRAM





TRUTH TABLE

MODE	/OE	/CE	/WE	OUTPUT	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
NOT SELECTED	H	L	H	HIGH-Z	ACTIVE
READ	L	L	H	D _{OUT}	ACTIVE
WRITE	X	L	L	D _{IN}	ACTIVE

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING
Voltage on Any Pin Relative to V _{SS}	V _{IN,OUT}	-0.5V to +7.0V
Voltage on V _{CC} Supply Relative to V _{SS}	V _{CC}	-0.5V to +7.0V
Power Dissipation	P _D	16W
Storage Temperature	T _{STG}	-65°C to +150°C
Operating Temperature	T _A	0°C to +70°C

- Stresses greater than those listed under " Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A=0 to 70 °C)

PARAMETER	SYMBOL	MIN	TYP.	MAX
Supply Voltage	V _{CC}	4.5V	5.0V	5.5V
Ground	V _{SS}	0	0	0
Input High Voltage	V _{IH}	2.2	-	V _{CC} +0.5V**
Input Low Voltage	V _{IL}	-0.5*	-	0.8V

* V_{IL}(Min.) = -2.0V ac (Pulse Width ≤ 10ns) for I ≤ 20 mA

** V_{IH}(Min.) = V_{CC}+2.0V ac (Pulse Width ≤ 10ns) for I ≤ 20 mA

DC AND OPERATING CHARACTERISTICS (1)(0°C ≤ T_A ≤ 70 °C ; V_{CC} = 5V ± 0.5V)

PARAMETER	TEST CONDITIONS	SYMBOL	MIN	MAX	UNITS
Input Leakage Current	V _{IN} =V _{SS} to V _{CC}	I _{LI}	-2	2	μA
Output Leakage Current	/CE=V _{IH} or /OE =V _{IH} or /WE=V _{IL} V _{OUT} =V _{SS} to V _{CC}	I _{LO}	-2	2	μA
Output High Voltage	I _{OH} = -4.0Ma	V _{OH}	2.4		V
Output Low Voltage	I _{OL} = 8.0Ma	V _{OL}		0.4	V

* V_{CC}=5.0V, Temp=25 °C

DC AND OPERATING CHARACTERISTICS (2)

DESCRIPTION	TEST CONDITIONS	SYMBOL	MAX			UNIT
			-10	-12	-15	
Power Supply Current: Operating	Min. Cycle, 100% Duty /CE=V _{IL} , V _{IN} =V _{IH} or V _{IL} , I _{OUT} =0mA	I _{CC}	195	190	185	mA
Power Supply Current :Standby	Min. Cycle, /CE=V _{IH}	I _{SB}	50	50	50	mA
	f=0MHZ, /CE≥V _{CC} -0.2V, V _{IN} ≥ V _{CC} -0.2V or V _{IN} ≤0.2V	I _{SB1}	10	10	10	mA

CAPACITANCE



DESCRIPTION	TEST CONDITIONS	SYMBOL	MAX	UNIT
Input /Output Capacitance	$V_{IO}=0V$	C_{IO}	8	pF
Input Capacitance	$V_{IN}=0V$	C_{IN}	7	pF

* NOTE : Capacitance is sampled and not 100% tested

AC CHARACTERISTICS ($0^{\circ}C \leq T_A \leq 70^{\circ}C$; $V_{CC} = 5V \pm 0.5V$, unless otherwise specified)

TEST CONDITIONS

PARAMETER	VALUE
Input Pulse Level	0 to 3V
Input Rise and Fall Time	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	See below



READ CYCLE

PARAMETER	SYMBOL	-10		-12		-15		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
Read Cycle Time	t_{RC}	10	-	12	-	15	-	ns
Address Access Time	t_{AA}	-	10	-	12	-	15	ns
Chip Select to Output	t_{CO}	-	10	-	12	-	15	ns
Output Enable to Output	t_{OE}	-	5	-	6	-	7	ns
Chip Enable to Low-Z Output	t_{LZ}	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	t_{OLZ}	0	-	0	-	0	-	ns
Output Disable to High-Z Output	t_{OHZ}	0	5	0	6	0	7	ns
Chip Disable to High-Z Output	t_{HZ}	0	5	0	6	0	7	ns
Output Hold from Address Change	t_{OH}	3	-	3	-	3	-	ns
Chip Select to Power Up Time	t_{PU}	0	-	0	-	0	-	ns


Chip Select to Power Down Time	t_{PD}	-	10		12	-	15	ns
--------------------------------	----------	---	----	--	----	---	----	----

WRITE CYCLE


PARAMETER	SYMBOL	-10		-12		-15		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
Write Cycle Time	t_{WC}	10	-	12	-	15	-	ns
Chip Select to End of Write	t_{CW}	7	-	8	-	10	-	ns
Address Set-up Time	t_{AS}	0	-	0	-	0	-	ns
Address Valid to End of Write	t_{AW}	7	-	8	-	10	-	ns
Write Pulse Width (/OE High)	t_{WP}	7	-	8	-	10	-	ns
Write Recovery Time	t_{WR}	0	-	0	-	0	-	ns
Write to Output High-Z	t_{WHZ}	0	5	0	6	0	7	ns
Data to Write Time Overlap	t_{DW}	5	-	6	-	7	-	ns
Data Hold from Write Time	t_{DH}	0	-	0	-	0	-	ns
End of Write to Output Low-Z	t_{OW}	3	-	3	-	3	-	ns

TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(Address Controlled)(/CE = /OE = V_{IL} , /WE = V_{IH})




TIMING WAVEFORM OF READ CYCLE (/WE = V_{IH})




Notes (Read Cycle)

1. /WE is high for read cycle.
2. All read cycle timing is referenced from the last valid address to first transition address.
3. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
4. At any given temperature and voltage condition, t_{HZ} (max.) is less than t_{LZ} (min.) both for a given device and from device to device.
5. Transition is measured $\pm 200mV$ from steady state voltage with Load (B). This parameter is sampled and not 100% tested.
6. Device is continuously selected with $/CE = V_{IL}$.
7. Address valid prior to coincident with $/CE$ transition low.

TIMING WAVEFORM OF WRITE CYCLE (/OE = Clock)



TIMING WAVEFORM OF WRITE CYCLE (/OE Low Fixed)



Notes(Write Cycle)

1. All write cycle timing is referenced from the last valid address to the first transition address.
2. A write occurs during the overlap of a low /CE and a low /WE. A write begins at the latest transition among /CE going low and /WE going low: A write ends at the earliest transition among /CE going high and /WE going high. t_{WP} is measured from the beginning of write to the end of write.
3. t_{CW} is measured from the later of /CE going low to the end of write.
4. t_{AS} is measured from the address valid to the beginning of write.
5. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as /CE, or /WE going high.
6. If /OE,/CE and /WE are in the read mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
8. If /CE goes low simultaneously with /WE going low or after /WE going low, the outputs remain high impedance state.
9. D_{OUT} is the read data of the new address.
10. When /CE is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.




FUNCTIONAL DESCRIPTION

/CE	/WE	/OE	MODE	I/O PIN	SUPPLY CURRENT
H	X*	X	Not Select	High-Z	I_{SB}, I_{SB1}
L	H	H	Output Disable	High-Z	I_{CC}
L	H	L	Read	D_{OUT}	I_{CC}
L	L	X	Write	D_{IN}	I_{CC}

Note: X means Don't Care


PACKAGE DIMMENSIONS

SIMM Design



(Solder & Gold Plating Lead)

ODERING INFORMATION



1. - Product Line Identifier

HANBit ----- H

2. - Memory Modules

3. - SRAM

4. - Depth : 4M

5. - Width : x 16bit

6. - Package Code

SIMM ----- M

7. - Number of Memory Components – 8 , Gold finish lead - G

8. - Access time

10 ----- 10ns

12 ----- 12ns

15 ----- 15ns

17 ----- 17ns

20 ----- 20ns