# **SPANSION™ MCP**

**Data Sheet** 



September 2003

This document specifies SPANSION<sup>™</sup> memory products that are now offered by both Advanced Micro Devices and Fujitsu. Although the document is marked with the name of the company that originally developed the specification, these products will be offered to customers of both AMD and Fujitsu.

## **Continuity of Specifications**

There is no change to this datasheet as a result of offering the device as a SPANSION<sup>™</sup> product. Future routine revisions will occur when appropriate, and changes will be noted in a revision summary.

### **Continuity of Ordering Part Numbers**

AMD and Fujitsu continue to support existing part numbers beginning with "Am" and "MBM". To order these products, please use only the Ordering Part Numbers listed in this document.

### For More Information

Please contact your local AMD or Fujitsu sales office for additional information about SPANSION<sup>™</sup> memory solutions.





Stacked MCP (Multi-Chip Package) FLASH MEMORY & FCRAM cmos

64 M ( $\times$ 16) FLASH MEMORY & 64 M ( $\times$ 16) Mobile FCRAM<sup>TM</sup>

# MB84VD23581FJ-70

#### **■ FEATURES**

- Power Supply Voltage of 2.7 V to 3.1 V
- High Performance
   70 ns maximum access time (Flash)
   70 ns maximum access time (FCRAM)
- Operating Temperature -30 °C to +85 °C
- Package 65-ball FBGA


(Continued)

#### ■ PRODUCT LINEUP

|                              | Flash Memory           | FCRAM                                      |
|------------------------------|------------------------|--|
| Power Supply Voltage ( V )   | Vccf* = 2.7 V to 3.1 V | $Vccr^* = 2.7 \text{ V to } 3.1 \text{ V}$ |
| Max Address Access Time (ns) | 70                     | 70   |
| Max CE Access Time (ns)      | 70                     | 70   |
| Max OE Access Time (ns)      | 30                     | 40   |

<sup>\*:</sup> Both Vccf and Vccr must be the same level when either part is being accessed.

### ■ PACKAGE





(Continued)

#### 1. FLASH MEMORY

- 0.17 μm Process Technology
- Simultaneous Read/Write Operations (Dual Bank)
- FlexBank<sup>TM\*1</sup>

Bank A: 8 Mbit (8 KB  $\times$  8 and 64 KB  $\times$  15)

Bank B : 24 Mbit (64 KB  $\times$  48) Bank C : 24 Mbit (64 KB  $\times$  48)

Bank D: 8 Mbit (8 KB  $\times$  8 and 64 KB  $\times$  15)

Two virtual Banks are chosen from the combination of four physical banks

Host system can program or erase in one bank, and then read immediately and simultaneously from the other bank with zero latency between read and write operations.

Read-while-erase Read-while-program

### • Single 3.0 V Read, Program, and Erase

Minimized system level power requirements

- Minimum 100,000 Program/Erase Cycles
- Sector Erase Architecture

Sixteen 4 Kword and one hundred twenty-six 32 Kword sectors in word.

Any combination of sectors can be concurrently erased. It also supports full chip erase.

#### • HiddenROM Region

256 byte of HiddenROM, accessible through a new "HiddenROM Enable" command sequence Factory serialized and protected to provide a secure electronic serial number (ESN)

#### • WP/ACC Input Pin

At  $V_{\perp}$ , allows protection of "outermost"  $2 \times 8$  Kbytes on both ends of boot sectors, regardless of sector protection/unprotection status

At VIH, allows removal of boot sector protection

At V<sub>ACC</sub>, increases program performance

### • Embedded Erase<sup>TM\*2</sup> Algorithms

Automatically preprograms and erases the chip or any sector

### • Embedded Program™\*2 Algorithms

Automatically writes and verifies data at specified address

- Data Polling and Toggle Bit Feature for Detection of Program or Erase Cycle Completion
- Ready/Busy Output (RY/BY)

Hardware method for detection of program or erase cycle completion

#### Automatic Sleep Mode

When addresses remain stable, the device automatically switches itself to low power mode.

- Low Vccf Write Inhibit ≤ 2.5 V
- Program Suspend/Resume

Suspends the program operation to allow a read in another byte

#### • Erase Suspend/Resume

Suspends the erase operation to allow a read data and/or program in another sector within the same device

• Please Refer to "MBM29DL64DF" Datasheet in Detailed Function

### (Continued)

### 2. FCRAMTM\*3

Power Dissipation

Operating : 25 mA Max Standby : 200 µA Max

• Power Down Mode


 Sleep
 : 10 μA Max

 NAP
 : 65 μA Max

 16M Partial
 : 85 μA Max

- Power Down Control by CE2r
- Byte Write Control: LB(DQ7 to DQ0), UB(DQ15 to DQ8)
- 8 words Address Access Capability
- \*1: FlexBank™ is a trademark of Fujitsu Limited, Japan.
- \*2: Embedded Erase™ and Embedded Program™ are trademarks of Advanced Micro Devices, Inc.
- \*3: FCRAM™ is a trademark of Fujitsu Limited, Japan.


### **■ PIN ASSIGNMENT**



### **■ PIN DESCRIPTION**

| Pin Name                            | Function  | Input/Output |
|-------------------------------------|---|--------------|
| A <sub>21</sub> to A <sub>0</sub>   | Address Inputs (Common)                             | I            |
| DQ <sub>15</sub> to DQ <sub>0</sub> | Data Inputs/Outputs (Common)                        | I/O          |
| <u>CE</u> f                         | Chip Enable (Flash)                                 | I            |
| CE1r                                | Chip Enable (FCRAM)                                 | I            |
| CE2r                                | Chip Enable (FCRAM)                                 | I            |
| ŌĒ                                  | Output Enable (Common)                              | I            |
| WE                                  | Write Enable (Common)                               | 1            |
| RY/BY                               | Ready/Busy Outputs (Flash) Open Drain Output        | 0            |
| UB                                  | Upper Byte Control (FCRAM)                          | I            |
| LB                                  | Lower Byte Control (FCRAM)                          | 1            |
| RESET                               | Hardware Reset Pin/Sector Protection Unlock (Flash) | 1            |
| WP/ACC                              | Write Protect/Acceleration (Flash)                  | I            |
| PE                                  | Partial Enable (FCRAM)                              | 1            |
| N.C.                                | No Internal Connection                              | _            |
| Vss                                 | Device Ground (Common)                              | Power        |
| Vccf                                | Device Power Supply (Flash)                         | Power        |
| Vccr                                | Device Power Supply (FCRAM)                         | Power        |

## **■ BLOCK DIAGRAM**



### **■ DEVICE BUS OPERATIONS**

| Operation *1,*2                        | CEf | CE1r | CE2r | OE | WE | LB   | ŪB   | PE | A <sub>21</sub> to A <sub>0</sub> | DQ7 to<br>DQ0 | DQ <sub>15</sub> to DQ <sub>8</sub> | RESET | WP/<br>ACC*12 |
|--|-----|------|------|----|----|------|------|----|-----------------------------------|---------------|-------------------------------------|-------|---------------|
| Full Standby                           | Н   | Н    | Н    | Х  | Х  | Х    | Х    | Н  | X                                 | High-Z        | High-Z                              | Н     | Х             |
| Output Disable *3                      | Н   | L    | Н    | Н  | Н  | Х    | Х    | Н  | X *10                             | High-Z        | High-Z                              | Н     | Х             |
| Output Disable                         | L   | Н    | Н    | Н  | Н  | Х    | Х    | Н  | Х                                 | High-Z        | High-Z                              | Н     | Х             |
| Read from Flash *4                     | L   | Н    | Н    | L  | Н  | Х    | Х    | Н  | Vaild                             | <b>D</b> out  | <b>D</b> оит                        | Н     | Х             |
| Write to Flash                         | L   | Н    | Н    | Н  | L  | Х    | Х    | Н  | Vaild                             | DIN           | Din                                 | Н     | Х             |
| Read from FCRAM *5                     | Н   | L    | Н    | L  | Н  | L *9 | L *9 | Н  | Vaild                             | <b>D</b> оит  | <b>D</b> оит                        | Н     | Х             |
|  |     |      |      |    |    | L    | L    |    |                                   | DIN           | DIN                                 |       |               |
| Write to FCRAM                         | Н   | L    | Н    | Н  | L  | Н    | L    | Н  | H Vaild                           | High-Z        | DIN                                 | Н     | X             |
|  |     |      |      |    |    | L    | Н    |    |                                   | DIN           | High-Z                              |       |               |
| Temporary Sector<br>Group Unprotection | х   | Х    | х    | х  | х  | Х    | Х    | х  | Х                                 | Х             | Х                                   | VID   | Х             |
| Flash Hardware<br>Reset                | Х   | Н    | Н    | Х  | Х  | Х    | Х    | Х  | Х                                 | High-Z        | High-Z                              | L     | Х             |
| Boot Block Sector<br>Write Protection  | Х   | Х    | Х    | Х  | Х  | Х    | Х    | Х  | Х                                 | Х             | Х                                   | Х     | L             |
| FCRAM Power Down<br>Program *7         | Н   | Н    | Н    | Х  | Х  | Х    | Х    | L  | Vaild                             | High-Z        | High-Z                              | Н     | Х             |
| FCRAM No Read                          | Н   | L    | Н    | L  | Н  | Н    | Н    | Н  | Vaild                             | High-Z        | High-Z                              | Н     | Х             |
| FCRAM Power Down *8                    | Х   | Х    | L    | Х  | Х  | Х    | Х    | Х  | Х                                 | Х             | Х                                   | Х     | Х             |

**Legend:**  $L = V_{IL}$ ,  $H = V_{IH}$ ,  $X = V_{IL}$  or  $V_{IH}$ . See DC Characteristics for voltage levels.

- \*1 : Other operations except for indicated this column are prohibited.
- \*2 : Do not apply  $\overline{CEf} = V_{IL}$ ,  $\overline{CE1r} = V_{IL}$  and  $CE2r = V_{IH}$  all at once.
- $^{*3}$ : FCRAM Output Disable condition should not be kept longer than 1  $\mu$ s.
- \*4 :  $\overline{WE}$  can be  $V_{IL}$  if  $\overline{OE}$  is  $V_{IL}$ ,  $\overline{OE}$  at  $V_{IH}$  initiates the write operations.
- \*5 : FCRAM LB, UB control at Read operation is not supported.
- \*6: It is also used for the extended sector group protections.
- \*7 : The FCRAM Power Down Program can be performed one time after compliance of Power-UP timings and it should not be re-programmed after regular Read or Write.
- \*8 : FCRAM Power Down mode can be entered from Standby state and all DQ pins are in High-Z state.

  IPDT current and data retention depends on the selection of Power Down Program.
- \*9 : Either or both  $\overline{LB}$  and  $\overline{UB}$  must be Low for FCRAM Read Operation.
- \*10 : Can be either V<sub>IL</sub> or V<sub>IH</sub> but must be valid before Read or Write.
- \*11 : See "FCRAM Power Down Program Key Table "in next page.
- \*12 : Protect " outer most "  $2 \times 8K$  bytes ( 4 words ) on both ends of the boot block sectors.

#### ■ ABSOLUTE MAXIMUM RATINGS

| Parameter                                  | Symbol | Rat        | ting       | Unit  |
|--|--------|------------|------------|-------|
| Farameter                                  | Symbol | Min        | Max        | Oilit |
| Storage Temperature                        | Tstg   | <b>-55</b> | +125       | °C    |
| Ambient Temperature with Power Applied     | TA     | -30        | +85        | °C    |
| Voltage with Respect to Ground All pins *1 | Vin    | -0.3       | Vccf + 0.3 | V     |
| Voltage with Respect to Ground All pins    | Vоит   | -0.3       | Vccr + 0.3 | V     |
| Vccf Supply *1                             | Vccf   | -0.2       | +3.6       | V     |
| Vccr Supply *1                             | Vccr   | -0.2       | +3.6       | V     |
| RESET *2                                   | Vin    | -0.5       | +13.0      | V     |
| WP/ACC *3                                  | Vin    | -0.5       | +10.5      | V     |

- \*1: Minimum DC voltage on input or I/O pins is -0.3 V. During voltage transitions, input or I/O pins may undershoot Vss to -1.0 V for periods of up to 20 ns. Maximum DC voltage on input or I/O pins is Vccf+0.3 V or Vccr+0.3 V. During voltage transitions, input or I/O pins may overshoot to Vccf+1.0 V or Vccr+1.0 V for periods of up to 5 ns.
- \*2: Minimum DC input voltage on RESET pin is -0.5 V. During voltage transitions, RESET pin may undershoot Vss to -2.0 V for periods of up to 20 ns.
  - Voltage difference between input and supply voltage ( $V_{IN}$ - $V_{CC}$ f or  $V_{CC}$ r) does not exceed 9.0 V. Maximum DC input voltage on  $\overline{RESET}$  pin is +13.0 V which may overshoot to +14.0 V for periods of up to 20 ns.
- \*3: Minimum DC input voltage on WP/ACC pin is -0.5 V. During voltage transitions, WP/ACC pin may undershoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on WP/ACC pin is +10.5 V which may overshoot to +10.5 V for periods of up to 20 ns, when Vccf is applied.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### ■ RECOMMENDED OPERATING CONDITIONS

| Parameter            | Symbol | Va   | Unit |       |  |
|----------------------|--------|------|------|-------|--|
| raiametei            | Symbol | Min  | Max  | Oiiit |  |
| Ambient Temperature  | TA     | -30  | +85  | °C    |  |
| Vccf Supply Voltages | Vccf   | +2.7 | +3.1 | V     |  |
| Vccr Supply Voltages | Vccr   | +2.7 | +3.1 | V     |  |

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## **■ ELECTRICAL CHARACTERISTICS**

## 1. DC Characteristics \*1,\*2,\*3

| Doromotor   | Cumbal                           | Toot Conditi  |  | Unit           |      |     |      |      |
|---|----------------------------------|---|--|----------------|------|-----|------|------|
| Parameter   | Symbol                           | Test Conditi  | ons  |                | Min  | Тур | Max  | Unit |
| Input Leakage Current                               | Iц                               | VIN = Vss to Vccf, Vccr   | -1.0   | _              | +1.0 | μΑ  |      |      |
| Output Leakage Current                              | ILO                              | Vout = Vss to Vccf, Vccr  |  |                | -1.0 | _   | +1.0 | μА   |
| RESET Inputs Leakage<br>Current                     | Ішт                              | Vccf = Vccf Max,<br>RESET = 12.5 V  |  |                | _    | _   | 35   | μA   |
| Flash Vcc Active Current                            | loo.f                            | CEf = VIL, OE = VIH   | tcycle =                                     | 5 MHz          | _    | _   | 18   | mA   |
| (Read) *4   | Icc <sub>1</sub> f               | CEI = VIL, OE = VIH   | tcycle =                                     | 1 MHz          | _    | _   | 4    | mA   |
| Flash Vcc Active Current (Program/Erase) *5         | Icc2f                            | $\overline{CE}f = V_{IL}, \overline{OE} = V_{IH}$   | <u>,                                    </u> |                | _    | _   | 35   | mA   |
| Flash Vcc Active Current (Read-While-Program) *6    | Іссзf                            | CEf = VIL, OE = VIH   |  |                | _    | _   | 53   | mA   |
| Flash Vcc Active Current (Read-While-Erase) *8      | Icc4f                            | $\overline{\text{CE}}\text{f} = \text{V}_{\text{IL}}, \ \overline{\text{OE}} = \text{V}_{\text{IH}}$  |  |                | _    | _   | 53   | mA   |
| Flash Vcc Active Current *8 (Erase-Suspend-Program) | Iccsf                            | $\overline{CE}f = V_{IL}, \overline{OE} = V_{IH}$   |  |                | _    | _   | 40   | mA   |
| WP/ACC Acceleration Program Current                 | IACC                             | Vccf = Vccf Max,<br>WP/ACC = Vacc Max   |  |                | _    | _   | 20   | mA   |
|   | Vccr = Vccr Max, tRc / twc = Min |   | = Min  | _              | _    | 25  |      |      |
| FCRAM Vcc Active Current                            | lcc1r                            | CE1r = V <sub>IL</sub> , CE2r = V <sub>IH</sub> ,<br>V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> ,<br>I <sub>OUT</sub> = 0 mA            | t <sub>RC</sub> / t <sub>W</sub>             | e = 1 μs       | _    | _   | 3    | mA   |
| Flash Vcc Standby Current                           | I <sub>SB1</sub> f               | Vccf = Vccf Max, $\overline{CE}$ f = Vc<br>$\overline{RESET}$ = Vccf ± 0.3 V,<br>$\overline{WP}$ /ACC = Vccf ± 0.3 V                              | ccf ± 0.3                                    | V,             | _    | 1   | 5    | μА   |
| Flash Vcc Standby Current (RESET)                   | IsB2f                            | Vccf = Vccf Max, RESET<br>WP/ACC = Vccf± 0.3 V  | = Vss ± (                                    | 0.3 V,         | _    | 1   | 5    | μА   |
| Flash Vcc Current<br>(Automatic Sleep Mode) *6      | Isвзf                            | Vccf = Vccf Max, $\overline{CE}$ f = Vc<br>$\overline{RESET}$ = Vccf ± 0.3 V,<br>$\overline{WP}$ /ACC = Vccf± 0.3 V,<br>Vin = Vccf± 0.3 V or Vss± | V  | _              | 1    | 5   | μА   |      |
| FCRAM Vcc Standby<br>Current                        | I <sub>SB1</sub> r               | Vccr = Vccr Max, CE1r ≥ \<br>CE2r ≥ Vccr- 0.2 V,<br>V <sub>IN</sub> ≤ 0.2 V or Vccr - 0.2 \   |  | 2 V,           | _    | _   | 200  | μА   |
|   | Ipdsr                            |   |  | Sleep          | _    | _   | 10   | μΑ   |
| FCRAM Vcc Power Down                                | IPDN                             | Vccr = Vccr Max,<br>CE1r ≥ Vccr – 0.2V,   |  | NAP            | _    | _   | 65   | μΑ   |
| Current   | I <sub>PD8</sub> r               | CE2r $\leq$ 0.2V  |  | 16M<br>Partial | _    | _   | 85   | μА   |

| Parameter  | Symbol | Test Conditions                |          | Unit |       |          |   |
|--|--------|--------------------------------|----------|------|-------|----------|---|
| raiailletei  | Symbol | Min                            | Тур      | Max  | Oilit |          |   |
| Input Low Level  | VıL    | _                              | -0.3     | _    | 0.5   | V        |   |
| Input High Level   | VIH    |                                | Flash    |      |       | Vccf+0.3 | V |
| Imput riigir Level   | VIH    | _                              | FCRAM    | 2.2  |       | Vccr+0.3 |   |
| Voltage for Autoselect and Sector Protection (RESET) *7                    | VID    | _                              | 11.5     | _    | 12.5  | V        |   |
| Voltage for WP/ACC Sector Protection/Unprotection and Program Acceleration | Vacc   | _                              | 8.5      | 9.0  | 9.5   | V        |   |
| FCRAM Output Low Level   | Vol    | Vccr = Vccr Min, lo∟ =1.0 mA   |          | _    | _     | 0.4      | V |
| FCRAM Output High Level  | Vон    | Vccr = Vccr Min, Iон = -0.5 m/ | 4        | 2.2  | _     | _        | V |
| Flash Output Low Level   | Vol    | Vccf = Vccf Min, IoL = 4.0 mA  | _        | _    | 0.45  | V        |   |
| Flash Output High Level  | Vон    | Vccf = Vccf Min, Iон = -0.1 mA | Vccf-0.4 | _    | _     | V        |   |
| Flash Low Vcc Lock-Out<br>Voltage  | VLKO   | _                              |          | 2.3  | 2.4   | 2.5      | V |

<sup>\*1 :</sup> All voltage are referenced to Vss.

<sup>\*2 :</sup> FCRAM DC characteristics are measured after following POWER-UP timing.

<sup>\*3:</sup> lout depends on the output load conditions.

<sup>\*4 :</sup> The loc current listed includes both the DC operating current and the frequency dependent component.

<sup>\*5 :</sup> Icc active while Embedded Algorithm (program or erase) is in progress.

<sup>\*6 :</sup> Automatic sleep mode enables the low power mode when address remain stable for 150 ns.

<sup>\*7 :</sup> Applicable for only Vcc applying.


<sup>\*8 :</sup> Embedded Algorithm (program or erase) is in progress. (@5 MHz)

## 2. AC Characteristics

## • CE Timing


| Parameter                                      | Syn            | nbol           | Condition | Value | Unit |  |
|--|----------------|----------------|-----------|-------|------|--|
| Farameter                                      | JEDEC Standard |                | Condition | Min   |      |  |
| CE Recover Time                                |                | tccr           | _         | 0     | ns   |  |
| CE Hold Time                                   | _              | <b>t</b> chold | _         | 3     | ns   |  |
| CE1r High to WE Invalid time for Standby Entry | _              | <b>t</b> chwx  | _         | 10    | ns   |  |





#### ■ 64 M FLASH MEMORY CHARACTERISTICS for MCP

- Flexible Sector-Erase Architecture on Flash Memory
  - Sixteen 4K words, and one hundred twenty-six 32 K words.
  - Individual-sector, multiple-sector, or bulk-erase capability.



### FlexBank™ Architecture

| Bank   |         | Bank 1      | Bank 2  |                          |  |  |  |  |
|--------|---------|-------------|---------|--------------------------|--|--|--|--|
| Splits | Volume  | Combination | Volume  | Combination              |  |  |  |  |
| 1      | 8 Mbit  | Bank A      | 56 Mbit | Remainder (Bank B, C, D) |  |  |  |  |
| 2      | 24 Mbit | Bank B      | 40 Mbit | Remainder (Bank A, C, D) |  |  |  |  |
| 3      | 24 Mbit | Bank C      | 40 Mbit | Remainder (Bank A, B, D) |  |  |  |  |
| 4      | 8 Mbit  | Bank D      | 56 Mbit | Remainder (Bank A, B, C) |  |  |  |  |

### **Example of Virtual Banks Combination**

| Bank   |         | Ba          | nk 1                   |         | Ва          | ank 2                   |
|--------|---------|-------------|------------------------|---------|-------------|-------------------------|
| Splits | Volume  | Combination | Sector Size            | Volume  | Combination | Sector Size             |
|        |         |             |                        |         | Bank B      |                         |
|        |         |             | 8 × 8 Kbyte/4 Kword    |         | +           | 8 × 8 Kbyte/4 Kword     |
| 1      | 8 Mbit  | Bank A      | +                      | 56 Mbit | Bank C      | +                       |
|        |         |             | 15 × 64 Kbyte/32 Kword |         | +           | 111 × 64 Kbyte/32 Kword |
|        |         |             |                        |         | Bank D      |                         |
|        |         | Bank A      | 16 × 8 Kbyte/4 Kword   |         | Bank B      |                         |
| 2      | 16 Mbit | +           | +                      | 48 Mbit | +           | 96 × 64 Kbyte/32 Kword  |
|        |         | Bank D      | 30 × 64 Kbyte/32 Kword |         | Bank C      |                         |
|        |         |             |                        |         | Bank A      |                         |
|        |         |             |                        |         | +           | 16 × 8 Kbyte/4 Kword    |
| 3      | 24 Mbit | Bank B      | 48 × 64 Kbyte/32 Kword | 40 Mbit | Bank C      | +                       |
|        |         |             |                        |         | +           | 78 × 64 Kbyte/32 Kword  |
|        |         |             |                        |         | Bank D      |                         |
|        |         | Bank A      | 8 × 8 Kbyte/4 Kword    |         | Bank C      | 8 × 8 Kbyte/4 Kword     |
| 4      | 32 Mbit | +           | +                      | 32 Mbit | +           | +                       |
|        |         | Bank B      | 63 × 64 Kbyte/32 Kword |         | Bank D      | 63 × 64 Kbyte/32 Kword  |

Note: When multiple sector erase over several banks is operated, the system cannot read out of the bank to which a sector being erased belongs. For example, suppose that erasing is taking place at both Bank A and Bank B, neither Bank A nor Bank B is read out (they would output the sequence flag once they were selected.)

Meanwhile the system would get to read from either Bank C or Bank D.

#### **Simultaneous Operation**

| Case | Bank 1 Status   | Bank 2 Status   |  |  |  |  |
|------|-----------------|-----------------|--|--|--|--|
| 1    | Read mode       | Read mode       |  |  |  |  |
| 2    | Read mode       | Autoselect mode |  |  |  |  |
| 3    | Read mode       | Program mode    |  |  |  |  |
| 4    | Read mode       | Erase mode *    |  |  |  |  |
| 5    | Autoselect mode | Read mode       |  |  |  |  |
| 6    | Program mode    | Read mode       |  |  |  |  |
| 7    | Erase mode *    | Read mode       |  |  |  |  |

<sup>\*:</sup> By writing erase suspend command on the bank address of sector being erased, the erase operation gets suspended so that it enables reading from or programming the remaining sectors.

Note: Bank 1 and Bank 2 are divided for the sake of convenience at Simultaneous Operation. Actually, the Bank consists of 4 banks, Bank A, Bank B, BankC and Bank D. Bank Address (BA) meant to specify each of the Banks.

## **Sector Address Tables**

|        |        |             |                 |             | S           | ector /     | Addres      | SS          |             |             |             | Address Range      |
|--------|--------|-------------|-----------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|--------------------|
| Bank   | Sector | Ban         | k Add           | ress        |             |             |             |             |             |             |             | Word Modo          |
|        |        | <b>A</b> 21 | A <sub>20</sub> | <b>A</b> 19 | <b>A</b> 18 | <b>A</b> 17 | <b>A</b> 16 | <b>A</b> 15 | <b>A</b> 14 | <b>A</b> 13 | <b>A</b> 12 | Word Mode          |
|        | SA0    | 0           | 0               | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 000000h to 000FFFh |
|        | SA1    | 0           | 0               | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 1           | 001000h to 001FFFh |
|        | SA2    | 0           | 0               | 0           | 0           | 0           | 0           | 0           | 0           | 1           | 0           | 002000h to 002FFFh |
|        | SA3    | 0           | 0               | 0           | 0           | 0           | 0           | 0           | 0           | 1           | 1           | 003000h to 003FFFh |
|        | SA4    | 0           | 0               | 0           | 0           | 0           | 0           | 0           | 1           | 0           | 0           | 004000h to 004FFFh |
|        | SA5    | 0           | 0               | 0           | 0           | 0           | 0           | 0           | 1           | 0           | 1           | 005000h to 005FFFh |
|        | SA6    | 0           | 0               | 0           | 0           | 0           | 0           | 0           | 1           | 1           | 0           | 006000h to 006FFFh |
|        | SA7    | 0           | 0               | 0           | 0           | 0           | 0           | 0           | 1           | 1           | 1           | 007000h to 007FFFh |
|        | SA8    | 0           | 0               | 0           | 0           | 0           | 0           | 1           | Х           | Х           | Х           | 008000h to 00FFFFh |
|        | SA9    | 0           | 0               | 0           | 0           | 0           | 1           | 0           | Х           | Х           | Χ           | 010000h to 017FFFh |
|        | SA10   | 0           | 0               | 0           | 0           | 0           | 1           | 1           | Х           | Х           | Х           | 018000h to 01FFFFh |
| Bank A | SA11   | 0           | 0               | 0           | 0           | 1           | 0           | 0           | Х           | Х           | Х           | 020000h to 027FFFh |
|        | SA12   | 0           | 0               | 0           | 0           | 1           | 0           | 1           | Х           | Х           | Χ           | 028000h to 02FFFFh |
|        | SA13   | 0           | 0               | 0           | 0           | 1           | 1           | 0           | Х           | Х           | Χ           | 030000h to 037FFFh |
|        | SA14   | 0           | 0               | 0           | 0           | 1           | 1           | 1           | Х           | Х           | Χ           | 038000h to 03FFFFh |
|        | SA15   | 0           | 0               | 0           | 1           | 0           | 0           | 0           | Х           | Х           | Χ           | 040000h to 047FFFh |
|        | SA16   | 0           | 0               | 0           | 1           | 0           | 0           | 1           | Х           | Х           | Χ           | 048000h to 04FFFFh |
|        | SA17   | 0           | 0               | 0           | 1           | 0           | 1           | 0           | Х           | Х           | Χ           | 050000h to 057FFFh |
|        | SA18   | 0           | 0               | 0           | 1           | 0           | 1           | 1           | Х           | Х           | Χ           | 058000h to 05FFFFh |
|        | SA19   | 0           | 0               | 0           | 1           | 1           | 0           | 0           | Х           | Х           | Х           | 060000h to 067FFFh |
|        | SA20   | 0           | 0               | 0           | 1           | 1           | 0           | 1           | Х           | Х           | Х           | 068000h to 06FFFFh |
|        | SA21   | 0           | 0               | 0           | 1           | 1           | 1           | 0           | Х           | Х           | Х           | 070000h to 077FFFh |
|        | SA22   | 0           | 0               | 0           | 1           | 1           | 1           | 1           | Х           | Х           | Х           | 078000h to 07FFFFh |

(Continued)

|        |              |                 |                 |             | Address Range |             |             |             |             |             |             |                    |  |
|--------|--------------|-----------------|-----------------|-------------|---------------|-------------|-------------|-------------|-------------|-------------|-------------|--------------------|--|
| Bank   | Sector       | Ban             | k Add           | ress        |               | ector /     |             |             |             |             |             |                    |  |
| Dank   | 000101       | A <sub>21</sub> | A <sub>20</sub> | <b>A</b> 19 | <b>A</b> 18   | <b>A</b> 17 | <b>A</b> 16 | <b>A</b> 15 | <b>A</b> 14 | <b>A</b> 13 | <b>A</b> 12 | Word Mode          |  |
|        | SA23         | 0               | 0               | 1           | 0             | 0           | 0           | 0           | Х           | Х           | Х           | 080000h to 087FFFh |  |
|        | SA24         | 0               | 0               | 1           | 0             | 0           | 0           | 1           | Х           | Х           | Х           | 088000h to 08FFFFh |  |
|        | SA25         | 0               | 0               | 1           | 0             | 0           | 1           | 0           | Х           | Х           | Х           | 090000h to 097FFFh |  |
|        | SA26         | 0               | 0               | 1           | 0             | 0           | 1           | 1           | Х           | Х           | Х           | 098000h to 09FFFFh |  |
|        | SA27         | 0               | 0               | 1           | 0             | 1           | 0           | 0           | Х           | Х           | Х           | 0A0000h to 0A7FFFh |  |
|        | SA28         | 0               | 0               | 1           | 0             | 1           | 0           | 1           | Х           | Х           | Х           | 0A8000h to 0AFFFFh |  |
|        | SA29         | 0               | 0               | 1           | 0             | 1           | 1           | 0           | Х           | Х           | Х           | 0B0000h to 0B7FFFh |  |
|        | SA30         | 0               | 0               | 1           | 0             | 1           | 1           | 1           | Х           | Х           | Х           | 0B8000h to 0BFFFFh |  |
|        | SA31         | 0               | 0               | 1           | 1             | 0           | 0           | 0           | Х           | Х           | Х           | 0C0000h to 0C7FFFh |  |
|        | SA32         | 0               | 0               | 1           | 1             | 0           | 0           | 1           | Х           | Х           | Х           | 0C8000h to 0CFFFFh |  |
|        | SA33         | 0               | 0               | 1           | 1             | 0           | 1           | 0           | Х           | Х           | Х           | 0D0000h to 0D7FFFh |  |
|        | SA34         | 0               | 0               | 1           | 1             | 0           | 1           | 1           | Х           | Х           | Х           | 0D8000h to 0DFFFFh |  |
|        | SA35         | 0               | 0               | 1           | 1             | 1           | 0           | 0           | Х           | Х           | Х           | 0E0000h to 0E7FFFh |  |
|        | SA36         | 0               | 0               | 1           | 1             | 1           | 0           | 1           | Х           | Х           | Х           | 0E8000h to 0EFFFFh |  |
|        | SA37         | 0               | 0               | 1           | 1             | 1           | 1           | 0           | Х           | Х           | Х           | 0F0000h to 0F7FFFh |  |
|        | SA38         | 0               | 0               | 1           | 1             | 1           | 1           | 1           | Х           | Х           | Х           | 0F8000h to 0FFFFFh |  |
|        | SA39         | 0               | 1               | 0           | 0             | 0           | 0           | 0           | Х           | Х           | Х           | 100000h to 107FFFh |  |
|        | SA40         | 0               | 1               | 0           | 0             | 0           | 0           | 1           | Х           | Х           | Х           | 108000h to 10FFFFh |  |
|        | SA41         | 0               | 1               | 0           | 0             | 0           | 1           | 0           | Х           | Х           | Х           | 110000h to 117FFF  |  |
|        | SA42         | 0               | 1               | 0           | 0             | 0           | 1           | 1           | Х           | Х           | Х           | 118000h to 11FFFFh |  |
|        | SA43         | 0               | 1               | 0           | 0             | 1           | 0           | 0           | X           | X           | X           | 120000h to 127FFFh |  |
|        | SA44         | 0               | 1               | 0           | 0             | 1           | 0           | 1           | Х           | Х           | Х           | 128000h to 12FFFFh |  |
|        | SA45         | 0               | 1               | 0           | 0             | 1           | 1           | 0           | X           | X           | X           | 130000h to 137FFFh |  |
|        | SA46         | 0               | 1               | 0           | 0             | 1           | 1           | 1           | X           | X           | X           | 138000h to 13FFFFh |  |
| Bank B | SA47         | 0               | 1               | 0           | 1             | 0           | 0           | 0           | X           | X           | X           | 140000h to 147FFFh |  |
|        | SA48         | 0               | 1               | 0           | 1             | 0           | 0           | 1           | X           | X           | X           | 148000h to 14FFFFh |  |
|        | SA49         | 0               | 1               | 0           | 1             | 0           | 1           | 0           | X           | X           | X           | 150000h to 157FFFh |  |
|        | SA50         | 0               | 1               | 0           | 1             | 0           | 1           | 1           | X           | X           | X           | 158000h to 15FFFFh |  |
|        | SA51         | 0               | 1               | 0           | 1             | 1           | 0           | 0           | X           | X           | X           | 160000h to 167FFFh |  |
|        | SA52         | 0               | 1               | 0           | 1             | 1           | 0           | 1           | X           | X           | X           | 168000h to 16FFFFh |  |
|        | SA53         | 0               | 1               | 0           | 1             | 1           | 1           | 0           | X           | X           | X           | 170000h to 177FFFh |  |
|        | SA54         | 0               | 1               | 0           | 1             | 1           | 1           | 1           | X           | X           | X           | 178000h to 17FFFFh |  |
|        | SA55         | 0               | 1               | 1           | 0             | 0           | 0           | 0           | X           | X           | X           | 180000h to 187FFFh |  |
|        | SA56         | 0               | 1               | 1           | 0             | 0           | 0           | 1           | X           | X           | X           | 188000h to 18FFFFh |  |
|        | SA57         | 0               | 1               | 1           | 0             | 0           | 1           | 0           | X           | X           | X           | 190000h to 197FFFh |  |
|        | SA58         | 0               | 1               | 1           | 0             | 0           | 1           | 1           | X           | X           | X           | 198000h to 19FFFFh |  |
|        | SA59         | 0               | 1               | 1           | 0             | 1           | 0           | 0           | X           | X           | X           | 1A0000h to 1A7FFFh |  |
|        | SA60         | 0               | 1               | 1           | 0             | 1           | 0           | 1           | X           | X           | X           | 1A8000h to 1AFFFFh |  |
|        | SA61         | 0               | 1               | 1           | 0             | 1           | 1           | 0           | X           | X           | X           | 1B0000h to 1B7FFFh |  |
|        | SA62         | 0               | 1               | 1           | 0             | 1           | 1           | 1           | X           | X           | X           | 1B8000h to 1BFFFFh |  |
|        | SA62<br>SA63 | 0               | 1               | 1           | 1             | 0           | 0           | 0           | X           | X           | X           | 1C0000h to 1C7FFFh |  |
|        | SA63<br>SA64 | 0               | 1               | 1           | 1             | 0           | 0           | 1           | X           | X           | X           | 1C8000h to 1CFFFFh |  |
|        | SA65         | 0               | 1               | 1           | 1             | 0           | 1           | 0           | X           | X           | X           | 1D0000h to 1D7FFFh |  |
|        | SA65<br>SA66 | 0               | 1               | 1           | 1             | 0           | 1           | 1           | X           | X           | X           | 1D8000h to 1DFFFFh |  |
|        | SA67         | 0               | 1               | 1           | 1             | 1           | 0           | 0           | X           | X           | X           | 1E0000h to 1E7FFFh |  |
|        |              | 0               | 1               | 1           | 1             | 1           | 0           | 1           | X           | X           | X           | 1E8000h to 1EFFFFh |  |
|        | SA68<br>SA69 | 0               | 1               | 1           | 1             | 1           |             | 0           | X           | X           | X           | 1F0000h to 1F7FFFh |  |
|        | SA69<br>SA70 | 0               | 1               | 1           | 1             | 1           | 1           | 1           | X           | X           | X           | 1F8000h to 1F7FFFh |  |

(Continued)

| Continued <sub>,</sub> | ,              |                 |                 |             | S           | ector /     | Addres      | SS          |             |             |             | Address Range                            |
|------------------------|----------------|-----------------|-----------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|--|
| Bank                   | Sector         | Ban             | k Add           | ress        |             |             |             |             |             |             |             |  |
|                        |                | A <sub>21</sub> | A <sub>20</sub> | <b>A</b> 19 | <b>A</b> 18 | <b>A</b> 17 | <b>A</b> 16 | <b>A</b> 15 | <b>A</b> 14 | <b>A</b> 13 | <b>A</b> 12 | Word Mode                                |
|                        | SA71           | 1               | 0               | 0           | 0           | 0           | 0           | 0           | Х           | Х           | Х           | 200000h to 207FFFh                       |
|                        | SA72           | 1               | 0               | 0           | 0           | 0           | 0           | 1           | Х           | Х           | Χ           | 208000h to 20FFFFh                       |
|                        | SA73           | 1               | 0               | 0           | 0           | 0           | 1           | 0           | Х           | Х           | Х           | 210000h to 217FFFh                       |
|                        | SA74           | 1               | 0               | 0           | 0           | 0           | 1           | 1           | Х           | Х           | Х           | 218000h to 21FFFFh                       |
|                        | SA75           | 1               | 0               | 0           | 0           | 1           | 0           | 0           | Х           | Х           | Х           | 220000h to 227FFFh                       |
|                        | SA76           | 1               | 0               | 0           | 0           | 1           | 0           | 1           | Х           | Х           | Χ           | 228000h to 22FFFFh                       |
|                        | SA77           | 1               | 0               | 0           | 0           | 1           | 1           | 0           | Х           | Х           | Х           | 230000h to 237FFFh                       |
|                        | SA78           | 1               | 0               | 0           | 0           | 1           | 1           | 1           | Х           | Х           | Х           | 238000h to 23FFFFh                       |
|                        | SA79           | 1               | 0               | 0           | 1           | 0           | 0           | 0           | Х           | Х           | Х           | 240000h to 247FFFh                       |
|                        | SA80           | 1               | 0               | 0           | 1           | 0           | 0           | 1           | Х           | Х           | Х           | 248000h to 24FFFFh                       |
|                        | SA81           | 1               | 0               | 0           | 1           | 0           | 1           | 0           | Х           | Х           | Х           | 250000h to 257FFFh                       |
|                        | SA82           | 1               | 0               | 0           | 1           | 0           | 1           | 1           | Х           | Х           | Х           | 258000h to 25FFFFh                       |
|                        | SA83           | 1               | 0               | 0           | 1           | 1           | 0           | 0           | Х           | Х           | Х           | 260000h to 267FFFh                       |
|                        | SA84           | 1               | 0               | 0           | 1           | 1           | 0           | 1           | Х           | Х           | Х           | 268000h to 26FFFFh                       |
|                        | SA85           | 1               | 0               | 0           | 1           | 1           | 1           | 0           | Х           | Х           | Х           | 270000h to 277FFFh                       |
|                        | SA86           | 1               | 0               | 0           | 1           | 1           | 1           | 1           | Х           | Х           | Х           | 278000h to 27FFFFh                       |
|                        | SA87           | 1               | 0               | 1           | 0           | 0           | 0           | 0           | Х           | Х           | Х           | 280000h to 287FFFh                       |
|                        | SA88           | 1               | 0               | 1           | 0           | 0           | 0           | 1           | Х           | Х           | Х           | 288000h to 28FFFFh                       |
| -                      | SA89           | 1               | 0               | 1           | 0           | 0           | 1           | 0           | Х           | Х           | Х           | 290000h to 297FFFh                       |
|                        | SA90           | 1               | 0               | 1           | 0           | 0           | 1           | 1           | Х           | Х           | Х           | 298000h to 29FFFFh                       |
|                        | SA91           | 1               | 0               | 1           | 0           | 1           | 0           | 0           | X           | X           | X           | 2A0000h to 2A7FFFh                       |
|                        | SA92           | 1               | 0               | 1           | 0           | 1           | 0           | 1           | X           | X           | X           | 2A8000h to 2AFFFFh                       |
|                        | SA93           | 1               | 0               | 1           | 0           | 1           | 1           | 0           | X           | X           | X           | 2B0000h to 2B7FFFh                       |
|                        | SA94           | 1               | 0               | 1           | 0           | 1           | 1           | 1           | X           | X           | X           | 2B8000h to 2BFFFFh                       |
| Bank C                 | SA95           | 1               | 0               | 1           | 1           | 0           | 0           | 0           | X           | X           | X           | 2C0000h to 2C7FFFh                       |
|                        | SA96           | 1               | 0               | 1           | 1           | 0           | 0           | 1           | X           | X           | X           | 2C8000h to 2CFFFFh                       |
|                        | SA97           | 1               | 0               | 1           | 1           | 0           | 1           | 0           | X           | X           | X           | 2D0000h to 2D7FFFh                       |
|                        | SA98           | 1               | 0               | 1           | 1           | 0           | 1           | 1           | X           | X           | X           | 2D8000h to 2DFFFFh                       |
|                        | SA99           | 1               | 0               | 1           | 1           | 1           | 0           | 0           | X           | X           | X           | 2E0000h to 2E7FFFh                       |
|                        | SA100          | 1               | 0               | 1           | 1           | 1           | 0           | 1           | X           | X           | X           | 2E8000h to 2EFFFFh                       |
|                        | SA101          | 1               | 0               | 1           | 1           | 1           | 1           | 0           | X           | X           | X           | 2F0000h to 2F7FFFh                       |
|                        | SA102          | 1               | 0               | 1           | 1           | 1           | 1           | 1           | X           | X           | X           | 2F8000h to 2FFFFFh                       |
|                        | SA103          | 1               | 1               | 0           | 0           | 0           | 0           | 0           | X           | X           | X           | 300000h to 307FFFh                       |
|                        | SA104          | 1               | 1               | 0           | 0           | 0           | 0           | 1           | X           | X           | X           | 308000h to 30FFFFh                       |
|                        | SA104<br>SA105 | 1               | 1               | 0           | 0           | 0           | 1           | 0           | X           | X           | X           | 310000h to 317FFFh                       |
|                        | SA105          | 1               | 1               | 0           | 0           | 0           | 1           | 1           | X           | X           | X           | 318000h to 31FFFFh                       |
|                        |                | 1               | 1               | 0           | 0           | 1           | 0           | 0           |             |             |             |  |
|                        | SA107<br>SA108 | 1               | 1               | 0           | 0           | 1           | 0           | 1           | X           | X           | X           | 320000h to 327FFFh<br>328000h to 32FFFFh |
|                        | SA108<br>SA109 | 1               | 1               | 0           | 0           | 1           | 1           | 0           | X           | X           | X           | 330000h to 337FFFh                       |
|                        | SA109          | 1               | 1               | 0           | 0           | 1           | 1           | 1           | X           | X           | X           | 338000h to 33FFFFh                       |
|                        | SA110<br>SA111 | 1               | 1               | 0           | 1           | 0           | 0           | 0           | X           | X           | X           | 34000h to 347FFFh                        |
|                        | SA111          | 1               | 1               | 0           | 1           | 0           | 0           | 1           | X           | X           | X           |  |
|                        |                | <u> </u>        |                 |             |             |             |             |             |             |             |             | 348000h to 34FFFFh                       |
|                        | SA113          | 1               | 1               | 0           | 1           | 0           | 1           | 0           | X           | X           | X           | 350000h to 357FFFh                       |
|                        | SA114          | 1               | 1               | 0           | 1           | 0           | 1           | 1           | X           | X           | X           | 358000h to 35FFFFh                       |
|                        | SA115          | 1               | 1               | 0           | 1           | 1           | 0           | 0           | X           | X           | X           | 360000h to 367FFFh                       |
|                        | SA116          | 1               | 1               | 0           | 1           | 1           | 0           | 1           | X           | X           | X           | 368000h to 36FFFFh                       |
|                        | SA117          | 1               | 1               | 0           | 1           | 1           | 1           | 0           | X           | X           | X           | 370000h to 377FFFh                       |
|                        | SA118          | 1               | 1               | 0           | 1           | 1           | 1           | 1           | Х           | X           | X           | 378000h to 37FFFFh                       |

|        |        |             |             |             | S           | ector /     | Addres      | SS          |             |             |             | Address Range      |
|--------|--------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|--------------------|
| Bank   | Sector | Ban         | k Add       | ress        |             |             |             |             |             |             |             | Mond Mode          |
|        |        | <b>A</b> 21 | <b>A</b> 20 | <b>A</b> 19 | <b>A</b> 18 | <b>A</b> 17 | <b>A</b> 16 | <b>A</b> 15 | <b>A</b> 14 | <b>A</b> 13 | <b>A</b> 12 | Word Mode          |
|        | SA119  | 1           | 1           | 1           | 0           | 0           | 0           | 0           | Х           | Х           | Х           | 380000h to 387FFFh |
|        | SA120  | 1           | 1           | 1           | 0           | 0           | 0           | 1           | Х           | Х           | Х           | 388000h to 38FFFFh |
|        | SA121  | 1           | 1           | 1           | 0           | 0           | 1           | 0           | Х           | Х           | Х           | 390000h to 397FFFh |
|        | SA122  | 1           | 1           | 1           | 0           | 0           | 1           | 1           | Х           | Х           | Х           | 398000h to 39FFFFh |
|        | SA123  | 1           | 1           | 1           | 0           | 1           | 0           | 0           | Х           | Х           | Х           | 3A0000h to 3A7FFFh |
|        | SA124  | 1           | 1           | 1           | 0           | 1           | 0           | 1           | Х           | Х           | Х           | 3A8000h to 3AFFFFh |
|        | SA125  | 1           | 1           | 1           | 0           | 1           | 1           | 0           | Х           | Х           | Х           | 3B0000h to 3B7FFFh |
|        | SA126  | 1           | 1           | 1           | 0           | 1           | 1           | 1           | Х           | Х           | Х           | 3B8000h to 3BFFFFh |
|        | SA127  | 1           | 1           | 1           | 1           | 0           | 0           | 0           | Х           | Х           | Х           | 3C0000h to 3C7FFFh |
|        | SA128  | 1           | 1           | 1           | 1           | 0           | 0           | 1           | Х           | Х           | Х           | 3C8000h to 3CFFFFh |
|        | SA129  | 1           | 1           | 1           | 1           | 0           | 1           | 0           | Х           | Х           | Х           | 3D0000h to 3D7FFFh |
| Bank D | SA130  | 1           | 1           | 1           | 1           | 0           | 1           | 1           | Х           | Х           | Х           | 3D8000h to 3DFFFFh |
|        | SA131  | 1           | 1           | 1           | 1           | 1           | 0           | 0           | Х           | Х           | Х           | 3E0000h to 3E7FFFh |
|        | SA132  | 1           | 1           | 1           | 1           | 1           | 0           | 1           | Х           | Х           | Х           | 3E8000h to 3EFFFFh |
|        | SA133  | 1           | 1           | 1           | 1           | 1           | 1           | 0           | Х           | Х           | Х           | 3F0000h to 3F7FFFh |
|        | SA134  | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 0           | 0           | 0           | 3F8000h to 3F8FFFh |
|        | SA135  | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 0           | 0           | 1           | 3F9000h to 3F9FFFh |
|        | SA136  | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 0           | 1           | 0           | 3FA000h to 3FAFFFh |
|        | SA137  | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 0           | 1           | 1           | 3FB000h to 3FBFFFh |
|        | SA138  | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 0           | 0           | 3FC000h to 3FCFFFh |
|        | SA139  | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 0           | 1           | 3FD000h to 3FDFFFh |
|        | SA140  | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 0           | 3FE000h to 3FEFFFh |
|        | SA141  | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 3FF000h to 3FFFFFh |

## **Sector Group Addresses**

| Sector Group   | <b>A</b> 21 | A <sub>20</sub> | <b>A</b> 19 | <b>A</b> 18 | <b>A</b> 17 | <b>A</b> 16 | <b>A</b> 15 | <b>A</b> 14 | <b>A</b> 13 | <b>A</b> 12 | Sectors                      |
|----------------|-------------|-----------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|------------------------------|
| SGA0           | 0           | 0               | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 0           | SA0                          |
| SGA1           | 0           | 0               | 0           | 0           | 0           | 0           | 0           | 0           | 0           | 1           | SA1                          |
| SGA2           | 0           | 0               | 0           | 0           | 0           | 0           | 0           | 0           | 1           | 0           | SA2                          |
| SGA3           | 0           | 0               | 0           | 0           | 0           | 0           | 0           | 0           | 1           | 1           | SA3                          |
| SGA4           | 0           | 0               | 0           | 0           | 0           | 0           | 0           | 1           | 0           | 0           | SA4                          |
| SGA5           | 0           | 0               | 0           | 0           | 0           | 0           | 0           | 1           | 0           | 1           | SA5                          |
| SGA6           | 0           | 0               | 0           | 0           | 0           | 0           | 0           | 1           | 1           | 0           | SA6                          |
| SGA7           | 0           | 0               | 0           | 0           | 0           | 0           | 0           | 1           | 1           | 1           | SA7                          |
|                |             |                 |             |             |             | 0           | 1           | -           |             | -           |                              |
| SGA8           | 0           | 0               | 0           | 0           | 0           | 1           | 0           | X           | Х           | Х           | SA8 to SA10                  |
|                | •           | _               |             |             |             | 1           | 1           |             |             |             |                              |
| SGA9           | 0           | 0               | 0           | 0           | 1           | X           | X           | Х           | Х           | Х           | SA11 to SA14                 |
| SGA10          | 0           | 0               | 0           | 1           | 0           | Х           | Х           | Х           | Х           | Х           | SA15 to SA18                 |
| SGA11          | 0           | 0               | 0           | 1           | 1           | X           | X           | X           | X           | X           | SA19 to SA22                 |
| SGA12          | 0           | 0               | 1           | 0           | 0           | X           | X           | X           | X           | X           | SA23 to SA26                 |
| SGA13          | 0           | 0               | 1           | 0           | 1           | X           | X           | X           | X           | X           | SA27 to SA30                 |
| SGA14          | 0           | 0               | 1           | 1           | 0           | X           | X           | X           | X           | X           | SA31 to SA34                 |
| SGA15          | 0           | 0               | 1           | 1           | 1           | X           | X           | X           | X           | X           | SA35 to SA38                 |
| SGA16          | 0           | 1               | 0           | 0           | 0           | X           | X           | X           | X           | X           | SA39 to SA42                 |
| SGA17          | 0           | 1               | 0           | 0           | 1           | X           | X           | X           | X           | X           | SA43 to SA46                 |
| SGA18          | 0           | 1               | 0           | 1           | 0           | X           | X           | X           | X           | X           | SA47 to SA50                 |
| SGA19          | 0           | 1               | 0           | 1           | 1           | X           | X           | X           | X           | X           | SA51 to SA54                 |
| SGA20          | 0           |                 | 1           | 0           | 0           | X           | X           | X           | X           | X           | SA51 to SA54<br>SA55 to SA58 |
|                | 0           | 1               | 1           | 0           | 1           |             |             |             |             |             |                              |
| SGA21<br>SGA22 | 0           | 1               | 1           |             | 0           | X           | X           | X           | X           | X           | SA59 to SA62                 |
|                |             | 1               |             | 1           |             | X           | X           | X           | X           | X           | SA63 to SA66                 |
| SGA23          | 0           | 0               | 1<br>0      | 1<br>0      | 1<br>0      |             |             | X           | X           |             | SA67 to SA70                 |
| SGA24          | 1           |                 |             |             |             | X           | X           |             |             | X           | SA71 to SA74                 |
| SGA25          | 1           | 0               | 0           | 0           | 1           | X           | X           | X           | X           | X           | SA75 to SA78                 |
| SGA26          | 1           | 0               | 0           | 1           | 0           | X           | X           | X           | X           | X           | SA79 to SA82                 |
| SGA27          | 1           | 0               | 0           | 1           | 1           | X           | X           | X           | X           | X           | SA83 to SA86                 |
| SGA28          | 1           | 0               | 1           | 0           | 0           | X           | X           | X           | X           | X           | SA87 to SA90                 |
| SGA29          | 1           | 0               | 1           | 0           | 1           | X           | X           | X           | X           | X           | SA91 to SA94                 |
| SGA30          | 1           | 0               | 1           | 1           | 0           | Х           | Х           | Х           | Х           | Х           | SA95 to SA98                 |
| SGA31          | 1           | 0               | 1           | 1           | 1           | Х           | Х           | Х           | Х           | Х           | SA99 to SA102                |
| SGA32          | 1           | 1               | 0           | 0           | 0           | Х           | Х           | Х           | Х           | Х           | SA103 to SA106               |
| SGA33          | 1           | 1               | 0           | 0           | 1           | Х           | Х           | Х           | Х           | Х           | SA107 to SA110               |
| SGA34          | 1           | 1               | 0           | 1           | 0           | Х           | Х           | Х           | Х           | Х           | SA111 to SA114               |
| SGA35          | 1           | 1               | 0           | 1           | 1           | Х           | Х           | Х           | Х           | Х           | SA115 to SA118               |
| SGA36          | 1           | 1               | 1           | 0           | 0           | X           | X           | X           | Х           | Х           | SA119 to SA122               |
| SGA37          | 1           | 1               | 1           | 0           | 1           | X           | X           | Х           | Х           | X           | SA123 to SA126               |
| SGA38          | 1           | 1               | 1           | 1           | 0           | Х           | Х           | X           | Х           | Х           | SA127 to SA130               |
|                |             |                 |             |             |             | 0           | 0           |             |             |             |                              |
| SGA39          | 1           | 1               | 1           | 1           | 1           | 0           | 1           | X           | Х           | Х           | SA131 to SA133               |
|                |             |                 |             |             |             | 1           | 0           |             |             |             |                              |
| SGA40          | 1           | 1               | 1           | 1           | 1           | 1           | 1           | 0           | 0           | 0           | SA134                        |
| SGA41          | 1           | 1               | 1           | 1           | 1           | 1           | 1           | 0           | 0           | 1           | SA135                        |
| SGA42          | 1           | 1               | 1           | 1           | 1           | 1           | 1           | 0           | 1           | 0           | SA136                        |
| SGA43          | 1           | 1               | 1           | 1           | 1           | 1           | 1           | 0           | 1           | 1           | SA137                        |
| SGA44          | 1           | 1               | 1           | 1           | 1           | 1           | 1           | 1           | 0           | 0           | SA138                        |
| SGA45          | 1           | 1               | 1           | 1           | 1           | 1           | 1           | 1           | 0           | 1           | SA139                        |
| SGA46          | 1           | 1               | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 0           | SA140                        |
| SGA47          | 1           | 1               | 1           | 1           | 1           | 1           | 1           | 1           | 1           | 1           | SA141                        |

### **Flash Memory Autoselect Codes**

| Туре                       | A21 to A12                | <b>A</b> 6 | <b>A</b> 3 | <b>A</b> <sub>2</sub> | <b>A</b> 1 | Ao | Code (HEX) |
|----------------------------|---------------------------|------------|------------|-----------------------|------------|----|------------|
| Manufacture's Code         | BA                        | L          | L          | L                     | L          | L  | 04h        |
| Device Code                | BA                        | L          | L          | L                     | L          | Н  | 227Eh      |
| Extended Device            | BA                        | L          | Н          | Н                     | Н          | L  | 2202h      |
| Code *2                    | BA                        | L          | Н          | Н                     | Н          | Н  | 2201h      |
| Sector Group<br>Protection | Sector Group<br>Addresses | L          | L          | L                     | Н          | L  | 01h*1      |

Legend:  $L = V_{IL}$ ,  $H = V_{IH}$ . See DC Characteristics for voltage levels.

<sup>\*1 :</sup> Outputs 01h at protected sector group addresses and outputs 00h at unprotected sector group addresses.

<sup>\*2 :</sup> A read cycle at address (BA) 01h outputs device code. When 227Eh was output, this indicates that there will require two additional codes, called Extended Device Codes. Therefore the system may continue reading out these Extended Device Codes at the address of (BA) 0Eh, as well as at (BA) 0Fh.

## **Flash Memory Command Definitions**

| Command<br>Sequence                          | Bus<br>Write<br>Cycles | First<br>Write |      | Second<br>Write |           | Third<br>Write ( |      | Fourth<br>Read/\<br>Cyd | Write | Fifth<br>Write |      | Sixth<br>Write |      |
|--|------------------------|----------------|------|-----------------|-----------|------------------|------|-------------------------|-------|----------------|------|----------------|------|
| Coquento                                     | Req'd                  | Addr.          | Data | Addr.           | Data      | Addr.            | Data | Addr.                   | Data  | Addr.          | Data | Addr.          | Data |
| Read/Reset                                   | 1                      | XXXh           | F0h  | _               | _         |                  | —    |                         | _     | _              | _    | _              | _    |
| Read/Reset                                   | 3                      | 555h           | AAh  | 2AAh            | 55h       | 555h             | F0h  | RA                      | RD    | _              | _    | _              | _    |
| Autoselect                                   | 3                      | 555h           | AAh  | 2AAh            | 55h       | (BA)<br>555h     | 90h  | _                       | _     |                | _    |                | _    |
| Program                                      | 4                      | 555h           | AAh  | 2AAh            | 55h       | 555h             | A0h  | PA                      | PD    | _              | _    | _              | _    |
| Program<br>Suspend                           | 1                      | ВА             | B0h  | _               | _         | _                | _    | _                       | _     | _              | _    | _              | _    |
| Program<br>Resume                            | 1                      | ВА             | 30h  | _               | _         | _                | _    | _                       | _     | _              | _    | _              | _    |
| Chip Erase                                   | 6                      | 555h           | AAh  | 2AAh            | 55h       | 555h             | 80h  | 555h                    | AAh   | 2AAh           | 55h  | 555h           | 10h  |
| Sector<br>Erase                              | 6                      | 555h           | AAh  | 2AAh            | 55h       | 555h             | 80h  | 555h                    | AAh   | 2AAh           | 55h  | SA             | 30h  |
| Erase<br>Suspend                             | 1                      | ВА             | B0h  | _               | _         | _                | _    | _                       | _     | _              | _    | _              | _    |
| Erase<br>Resume                              | 1                      | ВА             | 30h  | _               | _         | _                | _    | _                       | _     | _              | _    | _              | _    |
| Extended<br>Sector<br>Group<br>Protection *2 | 4                      | XXXh           | 60h  | SPA             | 60h       | SPA              | 40h  | SPA                     | SD    | _              | _    | _              | _    |
| Set to<br>Fast Mode                          | 3                      | 555h           | AAh  | 2AAh            | 55h       | 555h             | 20h  | _                       | _     | _              | _    | _              | _    |
| Fast<br>Program *1                           | 2                      | XXXh           | A0h  | PA              | PD        | _                | _    | _                       | _     | _              | _    | _              | _    |
| Reset from<br>Fast<br>Mode *1                | 2                      | ВА             | 90h  | XXXh            | *4<br>F0h | _                | _    | _                       | _     | _              | _    | _              | _    |
| Query  | 1                      | (BA)<br>55h    | 98h  | _               | _         | _                | _    | _                       | _     | _              | _    | _              | _    |
| HiddenROM<br>Entry                           | 3                      | 555h           | AAh  | 2AAh            | 55h       | 555h             | 88h  | _                       | _     | _              | _    | _              | _    |
| HiddenROM<br>Program *3                      | 4                      | 555h           | AAh  | 2AAh            | 55h       | 555h             | A0h  | (HRA)<br>PA             | PD    | _              | _    | _              | _    |
| HiddenROM<br>Exit *3                         | 4                      | 555h           | AAh  | 2AAh            | 55h       | (HRBA)<br>555h   | 90h  | XXXh                    | 00h   | _              | _    | _              | _    |

- \*1: This command is valid during Fast Mode.
- \*2: This command is valid while  $\overline{RESET} = V_{ID}$ .
- \*3: This command is valid during HiddenROM mode.
- \*4: The data "00h" is also acceptable.
- Notes: Address bits A<sub>21</sub> to A<sub>11</sub> = X = "H" or "L" for all address commands except or Program Address (PA), Sector Address (SA), and Bank Address (BA), and Sector Group Address (SPA).
  - Bus operations are defined in DEVICE BUS OPERATION.
  - RA = Address of the memory location to be read
    - PA = Address of the memory location to be programmed Addresses are latched on the falling edge of the write pulse.
    - SA = Address of the sector to be erased. The combination of A<sub>21</sub>, A<sub>20</sub>, A<sub>19</sub>, A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, A<sub>13</sub>, and A<sub>12</sub> will uniquely select any sector.
    - BA = Bank Address (A21, A20, A19)
  - RD = Data read from location RA during read operation.
    - PD = Data to be programmed at location PA. Data is latched on the falling edge of write pulse.
  - SPA = Sector group address to be protected. Set sector group address and (A<sub>6</sub>, A<sub>3</sub>, A<sub>2</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 0, 0, 1, 0).
    - SD = Sector group protection verify data. Output 01h at protected sector group addresses and output 00h at unprotected sector group addresses.
  - HRA = Address of the HiddenROM area: 000000h to 00007Fh
  - HRBA = Bank Address of the HiddenROM area (A<sub>21</sub> = A<sub>20</sub> = A<sub>19</sub> = V<sub>IL</sub>)
  - The system should generate the following address patterns: 555h or 2AAh to addresses A<sub>10</sub> to A<sub>0</sub>
  - Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.
  - The command combinations not described in this table are illegal.

### 2. AC Characteristics

• Read Only Operations Characteristics (Flash)


| Parameter  | Syn           | nbol           | Condition                                     | Val | ue* | Unit |
|--|---------------|----------------|---|-----|-----|------|
| Farameter  | JEDEC         | Standard       | Condition                                     | Min | Max | Unit |
| Read Cycle Time  | tavav         | <b>t</b> RC    | _   | 70  | _   | ns   |
| Address to Output Delay  | tavqv         | tacc           | CEf = V <sub>IL</sub><br>OE = V <sub>IL</sub> | _   | 70  | ns   |
| Chip Enable to Output Delay  | <b>t</b> ELQV | tcef           | <del>OE</del> = V <sub>I</sub> L              | _   | 70  | ns   |
| Output Enable to Output Delay                                      | <b>t</b> GLQV | <b>t</b> oe    | _   | _   | 30  | ns   |
| Chip Enable to Output High-Z                                       | <b>t</b> ehqz | <b>t</b> DF    | _   | _   | 25  | ns   |
| Output Enable to Output High-Z                                     | <b>t</b> GHQZ | <b>t</b> DF    | _   | _   | 25  | ns   |
| Output Hold Time From Addresses, CEf or OE, Whichever Occurs First | taxqx         | tон            | _   | 0   | _   | ns   |
| RESET Pin Low to Read Mode   | _             | <b>t</b> READY | _   | _   | 20  | μs   |

\*: Test Conditions- Output Load: 1 TTL gate and 30 pF


Input rise and fall times: 5 ns Input pulse levels: 0.0 V to Vccf Timing measurement reference level

Input: 0.5×Vccf Output: 0.5×Vccf

• Read Operation Timing Diagram (Flash)







• Write/Erase/Program Operations (Flash)

| Parameter                            |                                  | Sy             | mbol           |     | Value |     | Unit |
|--------------------------------------|----------------------------------|----------------|----------------|-----|-------|-----|------|
|                                      | Parameter                        | JEDEC          | Standard       | Min | Тур   | Max | Unit |
| Write Cycle Tim                      | е                                | <b>t</b> avav  | <b>t</b> wc    | 70  | _     | _   | ns   |
| Address Setup                        | Time                             | <b>t</b> avwl  | <b>t</b> AS    | 0   | _     | _   | ns   |
| Address Setup 7 Polling              | Fime to OE Low During Toggle Bit |                | taso           | 12  | _     | _   | ns   |
| Address Hold Ti                      | me                               | twlax          | <b>t</b> ah    | 45  |       |     | ns   |
| Address Hold Ti<br>Toggle Bit Pollin | me from CEf or OE High During    | —              | tант           | 0   | _     | _   | ns   |
| Data Setup Time                      | Э                                | <b>t</b> dvwh  | tos            | 30  | _     | _   | ns   |
| Data Hold Time                       |                                  | twhox          | tон            | 0   | _     | _   | ns   |
| Output                               | Read                             |                |                | 0   | _     | _   | ns   |
| Enable Hold<br>Time                  | Toggle and Data Polling          | _              | <b>t</b> oeh   | 10  | _     | _   | ns   |
| CEf High During                      | Toggle Bit Polling               | _              | <b>t</b> CEPH  | 20  | _     | _   | ns   |
| OE High During                       | Toggle Bit Polling               | _              | <b>t</b> oeph  | 20  |       |     | ns   |
| Read Recover T                       | ime Before Write                 | <b>t</b> GHWL  | <b>t</b> GHWL  | 0   |       |     | ns   |
| Read Recover T                       | ime Before Write                 | <b>t</b> GHEL  | <b>t</b> GHEL  | 0   |       |     | ns   |
| CEf Setup Time                       |                                  | <b>t</b> ELWL  | <b>t</b> cs    | 0   | _     | _   | ns   |
| WE Setup Time                        |                                  | twlel          | tws            | 0   |       |     | ns   |
| CEf Hold Time                        |                                  | twheh          | tсн            | 0   |       |     | ns   |
| WE Hold Time                         |                                  | <b>t</b> EHWH  | twн            | 0   |       |     | ns   |
| Write Pulse Wid                      | th                               | <b>t</b> wLwH  | <b>t</b> wp    | 35  |       | _   | ns   |
| CEf Pulse Width                      | 1                                | <b>t</b> eleh  | <b>t</b> cp    | 35  |       |     | ns   |
| Write Pulse Wid                      | th High                          | <b>t</b> whwL  | <b>t</b> wph   | 25  |       |     | ns   |
| CEf Pulse Width                      | n High                           | <b>t</b> ehel  | <b>t</b> CPH   | 25  |       | _   | ns   |
| Programming O                        | peration                         | <b>t</b> whwh1 | <b>t</b> whwh1 | _   | 6     | _   | μs   |
| Sector Erase Op                      | peration *1                      | twhwh2         | <b>t</b> whwh2 | _   | 0.5   |     | S    |
| Vccf Setup Time                      |                                  | _              | tvcs           | 50  | _     | _   | μs   |
| Rise Time to Vid                     | *2                               | _              | tvidr          | 500 | _     | _   | ns   |
| Rise Time to VAC                     | cc *3                            | _              | tvaccr         | 500 | _     | _   | ns   |
| Voltage Transition                   | on Time *2                       | _              | <b>t</b> vlht  | 4   | _     | _   | μs   |
| Write Pulse Wid                      | th *2                            | _              | twpp           | 100 |       | _   | μs   |


| Parameter                              | Sy    | mbol          |     |     | Unit |      |
|--|-------|---------------|-----|-----|------|------|
| Parameter                              | JEDEC | Standard      | Min | Тур | Max  | Unit |
| OE Setup Time to WE Active *2          | _     | toesp         | 4   | _   |      | μs   |
| CEf Setup Time to WE Active *2         | _     | <b>t</b> csp  | 4   | _   | _    | μs   |
| Recover Time from RY/BY                | _     | <b>t</b> RB   | 0   | _   | _    | ns   |
| RESET Pulse Width                      | _     | <b>t</b> RP   | 500 | _   |      | ns   |
| RESET High Level Period Before Read    | _     | <b>t</b> RH   | 200 | _   |      | ns   |
| Program/Erase Valid to RY/BY Delay     | _     | <b>t</b> BUSY |     | _   | 90   | ns   |
| Delay Time from Embedded Output Enable | _     | <b>t</b> eoe  | _   | _   | 70   | ns   |
| Erase Time-out Time                    | _     | <b>t</b> TOW  | 50  |     | _    | μs   |
| Erase Suspend Transition Time          | _     | <b>t</b> spd  | _   | _   | 20   | μs   |

<sup>\*1:</sup> This does not include preprogramming time.

<sup>\*2:</sup> This timing is for Sector Group Protection operation.

<sup>\*3:</sup> This timing is for Accelerated Program operation.


## • Write Cycle (WE control) (Flash)



Notes: • PA is address of the memory location to be programmed.

- PD is data to be programmed at word address.
- $\overline{DQ_7}$  is the output of the complement of the data written to the device.
- Dout is the output of the data written to the device.
- Figure indicates last two bus cycles out of four bus cycle sequence.


# • Write Cycle (CEf control) (Flash)




Notes: • PA is address of the memory location to be programmed.

- PD is data to be programmed at word address.
- $\overline{DQ_7}$  is the output of the complement of the data written to the device.
- Dout is the output of the data written to the device.
- Figure indicates last two bus cycles out of four bus cycle sequence.


## • AC Waveforms Chip/Sector Erase Operations (Flash)



## • AC Waveforms for Data Polling during Embedded Algorithm Operations (Flash) $\overline{\mathsf{CE}}\mathsf{f}$ tсн tDF toe $\overline{\mathsf{OE}}$ toeh WE tce High-Z DQ7 = Valid Data Data $\overline{DQ}_7$ DQ7 tWHWH1 or 2 DQ6 to DQ0 = Output Flag DQ6 to DQ0 Valid Data High-Z DQ6 to DQ0 Data tEOE tBUSY RY/BY \*: DQ<sub>7</sub> = Valid Data (the device has completed the Embedded operation).




## • Bank-to-bank Read/Write Timing Diagram (Flash)




Note: This is example of Read for Bank 1 and Embedded Algorithm (program) for Bank 2.

BA1 : Address corresponding to Bank 1 BA2 : Address corresponding to Bank 2





















### • Extended Sector Group Protection (Flash)



### ■ 64 M FCRAM CHARACTERISTICS for MCP

### 1. FCRAM Power Down Program Key Table



### **Available Key Table**

| MODE          | <b>A</b> 16 | <b>A</b> 17 | <b>A</b> 19 | <b>A</b> 20 | <b>A</b> 21 | Data Retention  |
|---------------|-------------|-------------|-------------|-------------|-------------|-----------------|
| WIODE         | Mode        | Select      |             | Area Select | Area        |                 |
| NAP           | L           | L           | Х           | Х           | Х           | None            |
| 16M Partial   | Н           | L           | L           | L           | L           | Bottom 16M only |
| Tolvi Partiai | Н           | L           | Н           | Н           | Н           | Top 16M only    |
| SLEEP         | Н           | Н           | Х           | Х           | Х           | None            |

- \*1 : The Power Down Program can be performed one time after compliance of Power-up timings and it should not be re-programmed after regular Read or Write.

  Unspecified addresses, A<sub>18</sub> and A<sub>15</sub> to A<sub>0</sub>, can be either High or Low during the programming.
  - The RESERVED key should not be used.
- \*2 : BOTTOM area is from the lowest address location. (i.e.,  $A_{21}$  to  $A_0 = L$ )
- \*3 : TOP area is from the highest address location. (i.e.,  $A_{21}$  to  $A_0 = H$ )
- \*4: NAP and SLEEP do not retain the data and Area Select is ignored.
- \*5 : Default state. Power Down Program to this SLEEP mode can be omitted.

#### 2. AC Charactaristics

### • READ OPERATION (FCRAM)

| Parameter                        | Symbol        | V           | alue alue | Unit | Notes        |
|----------------------------------|---------------|-------------|-----------|------|--------------|
| Parameter                        | Symbol        | Min         | Max       | Unit | Notes        |
| Read Cycle Time                  | trc           | 70          | _         | ns   |              |
| Chip Enable Access Time          | <b>t</b> ce   | _           | 65        | ns   | *1,*3        |
| Output Enable Access Time        | toe           | _           | 40        | ns   | *1           |
| Address Access Time              | taa           | _           | 65        | ns   | *1,*4        |
| Output Data Hold Time            | <b>t</b> он   | 5           | _         | ns   | *1           |
| CE1r Low to Output Low-Z         | tcLz          | 5           | _         | ns   | *2           |
| OE Low to Output Low-Z           | tolz          | 0           | _         | ns   | *2           |
| CE1r High to Output High-Z       | <b>t</b> cHZ  | _           | 20        | ns   | *2           |
| OE High to Output High-Z         | tонz          | <del></del> | 20        | ns   | *2           |
| Address Setup Time to CE1r Low   | tasc          | <b>-</b> 5  | _         | ns   | *5           |
| Address Satur Time to OF         | taso          | 25          | _         | ns   | *3,*6        |
| Address Setup Time to OE         | taso[abs]     | 10          | _         | ns   | *7           |
| LB / UB Setup Time to CE1r Low   | <b>t</b> BSC  | <b>-</b> 5  | _         | ns   | *5           |
| LB / UB Setup Time to OE Low     | tsso          | 10          | _         | ns   |              |
| Address Invalid Time             | tax           | _           | 5         | ns   | *4,*8        |
| Address Hold Time from CE1r Low  | <b>t</b> CLAH | 70          | _         | ns   | *4           |
| Address Hold Time from OE Low    | <b>t</b> olah | 45          | _         | ns   | *4,*9        |
| Address Hold Time from CE1r High | <b>t</b> CHAH | <b>–</b> 5  | _         | ns   |              |
| Address Hold Time from OE High   | tонан         | <b>–</b> 5  | _         | ns   |              |
| LB / UB Hold Time from CE1r High | tснвн         | <b>-</b> 5  | _         | ns   |              |
| LB / UB Hold Time from OE High   | tонвн         | <b>-</b> 5  | _         | ns   |              |
| CE1r Low to OE Low Delay Time    | tclol         | 25          | 1000      | ns   | *3,*6,*9,*10 |
| OE Low to CE1r High Delay Time   | tolch         | 45          | _         | ns   | *9           |
| CE1r High Pulse Width            | <b>t</b> CP   | 12          | _         | ns   |              |
| OE High Pulse Width              | top           | 25          | 1000      | ns   | *6,*9,*10    |
| OE HIGH Fuise Width              | top[abs]      | 12          |           | ns   | *7           |

- \*1: The output load is 30 pF.
- \*2: The output load is 5 pF.
- \*3: The tce is applicable if  $\overline{OE}$  is brought to Low before  $\overline{CE1}$ r goes Low and is also applicable if actual value of both or either taso or tclol is shorter than specified value.
- \*4 : Applicable only to A₀ and A₁ when both CE1r and OE are kept at Low for the address access.
- \*5 : Applicable if  $\overline{OE}$  is brought to Low before  $\overline{CE1}$ r goes Low.
- \*6: The taso, tolol(Min) and top(Min) are reference values when the access time is determined by toe. If actual value of each parameter is shorter than specified minimum value, toe become longer by the amount of subtracting actual value from specified minimum value.
  - For example, if actual taso, taso(actual), is shorter than specified minimum value, taso(Min), during  $\overline{\text{OE}}$  control access (i.e.,  $\overline{\text{CE1}}r$  stays Low), the toe become toe(Max) + taso(Min) taso(actual).
- \*7: The taso(ABS) and top(ABS) is the absolute minimum value during OE control access.
- \*8: The tax is applicable when both A<sub>0</sub> and A<sub>1</sub> are switched from previous state.
- \*9: If actual value of either tclol or top is shorter than specified minimum value, both tolah and tolch become trc(Min) tclol(actual) or trc(Min) top(actual).
- \*10 : Maximum value is applicable if CE1r is kept at Low.

#### • WRITE OPERATION (FCRAM)

| Parameter                      | Symbol        | Va         | Unit | Notes |            |
|--------------------------------|---------------|------------|------|-------|------------|
| i didiletei                    |               | Min        | Max  | Ullit | Notes      |
| Write Cycle Time               | twc           | 70         | _    | ns    | *1         |
| Address Setup Time             | <b>t</b> AS   | 0          | _    | ns    | *2         |
| Address Hold Time              | <b>t</b> AH   | 35         | _    | ns    | *2         |
| CE1r Write Setup Time          | <b>t</b> cs   | 0          | 1000 | ns    |            |
| CE1r Write Hold Time           | tсн           | 0          | 1000 | ns    |            |
| WE Setup Time                  | tws           | 0          | _    | ns    |            |
| WE Hold Time                   | twн           | 0          | _    | ns    |            |
| LB and UB Setup Time           | <b>t</b> BS   | -5         | _    | ns    |            |
| LB and UB Hold Time            | <b>t</b> вн   | <b>-</b> 5 | _    | ns    |            |
| OE Setup Time                  | toes          | 0          | 1000 | ns    | *3         |
| OE Hold Time                   | <b>t</b> oeh  | 25         | 1000 | ns    | *3, *4     |
| OE Floid Time                  | toeh[abs]     | 12         | _    | ns    | *5         |
| OE High to CE1r Low Setup Time | <b>t</b> oncl | -5         | _    | ns    | *6         |
| OE High to Address Hold Time   | tонан         | -5         | _    | ns    | *7         |
| CE1r Write Pulse Width         | tcw           | 45         | _    | ns    | *1, *8     |
| WE Write Pulse Width           | twp           | 45         | _    | ns    | *1, *8     |
| CE1r Write Recovery Time       | twrc          | 10         | _    | ns    | *1, *9     |
| WE Write Recovery Time         | twr           | 10         | 1000 | ns    | *1, *3, *9 |
| Data Setup Time                | <b>t</b> os   | 15         | _    | ns    |            |
| Data Hold Time                 | <b>t</b> DH   | 0          | _    | ns    |            |
| CE1r High Pulse Width          | <b>t</b> CP   | 12         |      | ns    | *9         |

- \*1: Minimum value must be equal or greater then the sum of actual tow (or twe) and twee (or twe).
- \*2 : New write address is valid from either  $\overline{CE1}$ r or  $\overline{WE}$  is bought to High.
- \*3: The toeh is specified from end of twc(Min). The toeh(Min) is a reference value when the access time is determined by toe.
  - If actual value, toeh(actual) is shorter than specified minimum value, toe become longer by the amount of subtracting actual value from specified minimum value.
- \*4 : The toeh(Max) is applicable if  $\overline{CE1}r$  is kept at Low and both  $\overline{WE}$  and  $\overline{OE}$  are kept at High.
- \*5: The toeh(ABS) is the absolute minimum value if write cycle is termnated by WE and CE1r stays Low.
- \*6: tohcl(Min) must be satisfied if read operation is not performed prior to write operation.

  In case  $\overline{OE}$  is disabled after tohcl(Min),  $\overline{WE}$  Low must be asserted after trac(Min) from  $\overline{CE1}$ r Low.

  In other words, read operation is initiated if tohcl (Min) is not satisfied.
- \*7: Applicable if CE1r stays Low after read operation.
- \*8: tcw and twp is applicable if write operation is initiated by  $\overline{CE1}$ r and  $\overline{WE}$ , respectively.
- \*9: twac and twa is applicable if write operation is terminated by CE1r and WE, respectively.

  The twacement of twacement

#### • POWER DOWN and POWER DOWN PROGRAM PARAMETERS (FCRAM)

| Parameter  | Symbol            | Va  | l lni4 | Note   |      |
|--|-------------------|-----|--------|--------|------|
| Parameter  |                   | Min | Max    | - Unit | Note |
| CE2r Low Setup Time for Power Down Entry   | <b>t</b> csp      | 10  | _      | ns     |      |
| CE2r Low Hold Time after Power Down Entry  | t <sub>C2LP</sub> | 70  | _      | ns     |      |
| CE1r High Hold Time following CE2r High after Power Down Exit (SLEEP mode only)        | <b>t</b> снн      | 350 | _      | μs     |      |
| CE1r High Setup Time following CE2r High after Power Down Exit (Except for SLEEP mode) | tснни             | 1   | _      | μs     |      |
| CE1r High Setup Time following CE2r High after Power Down Exit                         | <b>t</b> cнs      | 10  | _      | ns     |      |
| CE1r High to PE Low Setup Time   | <b>t</b> eps      | 70  | _      | ns     | *    |
| PE Power Down Program Pulse Width  | <b>t</b> EP       | 70  | _      | ns     | *    |
| PE High to CE1r Low Hold Time  | <b>t</b> eph      | 70  | _      | ns     | *    |
| Address Setup Time to PE High  | <b>t</b> eas      | 15  | _      | ns     | *    |
| Address Setup Time from PE High  | <b>t</b> EAH      | 0   | _      | ns     | *    |

<sup>\*:</sup> Applicable to Power Down Program.

#### • OTHER TIMING PARAMETERS (FCRAM)

| Parameter  | Symbol            | Va  | Unit | Note  |      |
|--|-------------------|-----|------|-------|------|
| Farameter  |                   | Min | Max  | Oilit | Note |
| CE1r High to OE Invalid Time for Standby Entry         | <b>t</b> cнox     | 10  | _    | ns    |      |
| CE1r High to WE Invalid Time for Standby Entry         | <b>t</b> chwx     | 10  | _    | ns    | *1   |
| CE2r Low Hold Time after Power-up                      | <b>t</b> C2LH     | 50  | _    | μs    | *2   |
| CE2r High Hold Time after Power-up                     | t <sub>C2HL</sub> | 50  | _    | μs    | *3   |
| CE1r High Hold Time following CE2r High after Power-up | tснн              | 350 | _    | μs    | *2   |
| Input Transition Time                                  | t⊤                | 1   | 25   | ns    | *4   |

<sup>\*1 :</sup> It may write some data into any address location if tchwx is not satisfied.

#### • AC TEST CONDITIONS (FCRAM)

| Description                    | Symbol | Test Setup                                  | Value | Unit | Note |
|--------------------------------|--------|---|-------|------|------|
| Input High Level               | Vıн    | Vccr = 2.7 V to 3.1 V                       | 2.3   | V    |      |
| Input Low Level                | VIL    | Vccr = 2.7 V to 3.1 V                       | 0.4   | V    |      |
| Input Timing Measurement Level | Vref   | Vccr = 2.7 V to 3.1 V                       | 1.3   | V    |      |
| Input Transition Time          | tτ     | Between V <sub>IL</sub> and V <sub>IH</sub> | 5     | ns   |      |

<sup>\*2 :</sup> Must satisfy tchh(Min) after tc2LH(Min).


<sup>\*3:</sup> Requires Power Down mode entry and exit after tc2HL.

<sup>\*4 :</sup> The input Trasition Time(tτ) at AC testing is 5 ns as shown in below. If actual tτ is longer than 5 ns, it may violate AC specification of some timing parameters.

## Address Address Valid Address Valid tонан **t**ce CE1r **t**olch top toe tCLOL **t**oe ŌE **t**BSO $\overline{\mathsf{LB}}\,/\,\overline{\mathsf{UB}}$ toHZtolz tolz DQ (Output) Valid Data Output Valid Data Output

• READ Timing #1 (OE Control Access) (FCRAM)

Note: CE2r,  $\overline{\text{PE}}$  and  $\overline{\text{WE}}$  must be High for entire read cycle. Either or both  $\overline{\text{LB}}$  and  $\overline{\text{UB}}$  must be Low when both  $\overline{\text{CE1}}$ r and  $\overline{\text{OE}}$  are Low.




Note: CE2r, PE and WE must be High for entire read cycle.

Either or both  $\overline{LB}$  and  $\overline{UB}$  must be Low when both  $\overline{CE1}$ r and  $\overline{OE}$  are Low.

#### **t**RC Address Address Valid Address Valid (No change) (A<sub>21</sub> to A<sub>3</sub>) Address Address Valid Address Valid (A<sub>2</sub> to A<sub>0</sub>) **t**OHAH tax CE1r **t**oe **t**onz OE **t**BSO tонвн $\overline{\mathsf{LB}}\,/\,\overline{\mathsf{UB}}$ to∟z <del>▼≻</del> tон tон DQ (Output) Valid Data Output Valid Data Output

• READ Timing #3 (Address Access after  $\overline{\text{OE}}$  Control Access) (FCRAM)

Note : CE2r,  $\overline{\text{PE}}$  and  $\overline{\text{WE}}$  must be High for entire read cycle. Either or both  $\overline{LB}$  and  $\overline{UB}$  must be Low when both  $\overline{CE1}$ r and  $\overline{OE}$  are Low.




Note: CE2r,  $\overline{\text{PE}}$  and  $\overline{\text{WE}}$  must be High for entire read cycle. Either or both  $\overline{\text{LB}}$  and  $\overline{\text{UB}}$  must be Low when both  $\overline{\text{CE1r}}$  and  $\overline{\text{OE}}$  are Low.

# • WRITE Timing #1 (CE1r Control) (FCRAM) twc Address Address Valid $\boldsymbol{t}_{\text{AH}}$ $\boldsymbol{t}$ AS CE1r tcw twrc tws WE $\overline{\mathsf{UB}}, \overline{\mathsf{LB}}$ ŌĒ tos **t**DH DQ (Input)

Valid Data Input


Note: CE2r and  $\overline{PE}$  must be High for write cycle.



Note: CE2r and  $\overline{PE}$  must be High for write cycle.

## • WRITE Timing #2-2 (WE Control, Continuous Write Operation) (FCRAM) twc Address Valid Address $\boldsymbol{t}$ AS $\mathbf{t}_{\mathsf{AH}}$ **t**as $\overline{\text{CE1}}\text{r}$ $t_{\text{WP}}$ twR **t**cs $\overline{\text{WE}}$ **t**BH **t**BS **t**BS $\overline{\mathsf{UB}}, \overline{\mathsf{LB}}$ toes OE DQ (Input) Valid Data Input


Note: CE2r and PE must be High for write cycle.



Note : Write address is valid from either  $\overline{\text{CE1}}\text{r}$  or  $\overline{\text{WE}}$  of last falling edge.


## • READ / WRITE Timing #1-2 (CE1r Control) (FCRAM) $\mathbf{t}_{\mathsf{RC}}$ Address Write Address Read Address ▼ tasc tchah <del>▼ ►</del> $t_{\text{WRC}}$ CE1r twec(Min) **t**CP **t**ce WE **t**BSC **t**chbh $\overline{\mathsf{UB}}, \overline{\mathsf{LB}}$ OE **t**cHZ **t**он tclz DQ Write Data Input Read Data Output

Note: The toeh is specified from the time satisfied both twrc and twr(Min).




Note :  $\overline{\text{CE1}}\text{r}$  can be tied to Low for  $\overline{\text{WE}}$  and  $\overline{\text{OE}}$  controlled operation. When  $\overline{\text{CE1}}\text{r}$  is tied to Low, output is exclusively controlled by  $\overline{\text{OE}}$ .

### • READ(OE Control) / WRITE(WE Control) Timing #2-2



Note:  $\overline{CE1}r$  can be tied to Low for  $\overline{WE}$  and  $\overline{OE}$  controlled operation. When  $\overline{CE1}r$  is tied to Low, output is exclusively controlled by  $\overline{OE}$ .


#### • POWER DOWN PROGRAM Timing (FCRAM)



Note: CE2r must be High for Power Down Programming.


Any other inputs not specified above can be either High or Low.

#### • POWER DOWN Entry and Exit Timing (FCRAM)




Note: This Power Down mode can be also used for Power-up #2 below except that tchhn can not be used at Power-up timing.

#### • POWER-UP Timing #1 (FCRAM)




Note: The tc2LH specifies after Vccr reaches specified minimum level.

#### • POWER-UP Timing #2 (FCRAM)



Note: The tc2HL specifies from CE2r Low to High transition after Vccr reaches specified minimum level. 
CE1r must be brought to High prior to or together with CE2r Low to High transition.

#### • Standby Entry Timing after Read or Write (FCRAM)



Note: Both tchox and tchwx define the earliest entry timing for Standby mode. If either of timing is not satisfied, it takes trace (Min) period from either last address transition of Ao and Ao, or CE1r Low to High transition.

### **■** ERASE AND PROGRAMMING PERFORMANCE (Flash)

| Parameter             | Value   |      |     | Unit  | Remarks                                    |  |
|-----------------------|---------|------|-----|-------|--|--|
| raiametei             | Min     | Тур  | Max | Oille | Kemarks                                    |  |
| Sector Erase Time     | _       | 0.5  | 2   | S     | Excludes programming time prior to erasure |  |
| Word Programming Time | _       | 6    | 100 | μs    | Excludes system-level overhead             |  |
| Chip Programming Time | _       | 25.2 | 95  | S     | Excludes system-level overhead             |  |
| Erase/Program Cycle   | 100,000 | _    | _   | cycle |  |  |

Note : Typical Erase conditions  $T_A = +25$ °C, VCCf\_1 & VCCf\_2 = 2.9 V

Typical Program conditions  $T_A = +25^{\circ}C$ , VCCf\_1 & VCCf\_2 = 2.9 V Data


Data= Checker

### ■ DATA RETENTION Low Vccr Characteristics (FCRAM)

| Parameter                          | Symbol          | Test Conditions  | Value |     | Unit  |
|------------------------------------|-----------------|--|-------|-----|-------|
| Farameter                          | Symbol          | rest Conditions  | Min   | Max | Oilit |
| Vccr Data Retention Supply Voltage | V <sub>DR</sub> | $\overline{\frac{\text{CE1}}{\text{r}}} = \text{CE2r} \ge \text{V}_{\text{CC}} - 0.2 \text{ V or,}$ $\overline{\text{CE1}} = \text{CE2r} = \text{V}_{\text{IH}}$   | 2.3   | 3.1 | V     |
| Vccr Data Retention Supply Current | Idr             | $ 2.3 \text{ V} \leq \text{Vccr} \leq 2.7 \text{V}, \\ \frac{\text{V}_{\text{IN}} = \text{V}_{\text{IH}}^* \text{ or V}_{\text{IL}}, }{\text{CE1r} = \text{CE2r} = \text{V}_{\text{IH}}^*, \text{ Iout=0 mA} } $   | _     | 1.5 | mA    |
|                                    | IDR1            | $ \begin{array}{l} 2.3 \text{ V} \leq \text{Vccr} \leq 2.7 \text{ V}, \\ \underline{\text{V}_{\text{IN}}} \leq 0.2 \text{ V or V}_{\text{IN}} \geq \text{Vccr} - 0.2 \text{ V}, \\ \overline{\text{CE1}} r = \text{CE2} r \geq \text{Vccr} - 0.2 \text{ V}, \\ \overline{\text{lout}} = 0 \text{ mA} \end{array} $ | _     | 150 | μА    |
| Data Retention Setup Time          | tors            | 2.7 V ≤ Vccr ≤ 3.1 V at data retention entry   | 0     | _   | ns    |
| Data Retention Recovery Time       | <b>t</b> drr    | 2.7 V ≤ Vccr ≤ 3.1 V after data retention  | 200   | _   | ns    |
| Vccr Voltage Transition Time       | ΔV/Δt           | _  | 0.2   | _   | V/μs  |

<sup>\* :</sup>  $2.0 \text{ V} \le \text{V}_{\text{IH}} \le \text{V}_{\text{CC}} \text{r+} 0.3 \text{ V}$ 

#### • Data Retention Timing



#### **■ PIN CAPACITANCE**

| Parameter               | Symbol           | Test Setup          | Тур  | Max | Unit |
|-------------------------|------------------|---------------------|------|-----|------|
| Input Capacitance       | Cin              | V <sub>IN</sub> = 0 | 11   | 14  | pF   |
| Output Capacitance      | Соит             | Vout = 0            | 12   | 16  | pF   |
| Control Pin Capacitance | C <sub>IN2</sub> | VIN = 0             | 14   | 16  | pF   |
| WP/ACC Pin Capacitance  | Сімз             | VIN = 0             | 21.5 | 26  | pF   |

Note: Test conditions  $T_A = +25$  °C, f = 1.0 MHz


#### **■ HANDLING OF PACKAGE**

Please handle this package carefully since the sides of package create acute angles.


#### **■ CAUTION**

- The high voltage (V<sub>ID</sub>) cannot apply to address pins and control pins except RESET. Exception is when autoselect and sector group protect function are used, then the high voltage (V<sub>ID</sub>) can be applied to RESET.
- Without the high voltage (V<sub>ID</sub>) , sector group protection can be achieved by using "Extended Sector Group Protection" command.

### **■ ORDERING INFORMATION**



#### **■ PACKAGE DIMENSION**



## **FUJITSU LIMITED**

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

## F0307 © FUJITSU LIMITED Printed in Japan