SONY.

CXA1184M/N

Low-voltage FM IF Amplifier

Description

CXA1184M and CXA1184N are designed for FM communication devices. They incorporate a paging system, mixer, IF limiter, FM detector, operational amplifier, comparator, and others.

Features

- Low operating voltage 1.0 to 4.0 V
- Low power consumption 2 mA at 1.5 V
- · Built-in power source voltage monitor.

Applications

IF Amplifier for Paging System Receiver

Structure

Bipolar silicon monolithic IC


Absolute Maximum Ratings (Ta = 25°C)

- Supply voltage Vcc 10
- Operating temperature Topr 20 to +75 °C
- Storage temperature Tstg -65 to +150 °C

Recommended Operating Conditions


• Supply voltage Vcc 1.0 to 4.0


Block Diagram and Pin Configuration



Note) DET. - DETECTOR LIM LIMITTER

REG : REGURATOR ERR : ERROR CORRECTION





Pin Description

No.	Symbol	Equivalent circuit	Description				
1	OSC1	1 Voc	Those pins are connected to the external parts of an oscillating circuit. The oscillator is an internally-biased Colpitts type with the collector, base, and emitter connections at Vcc, pins 1 and 2 respectively.				
2	osc2	GND GND					
3	MIX OUT	3 - Vcc	Mixer output pin. Connect a 455 kHz ceramic filter between this pin and the IF IN pin.				
4	Vcc		Vcc pin.				
5	IF IN		Input pin for the IF limiter amplifier.				
6	IF P1	3 6 4 1	Connection pin of the bypass capacitor for the IF limiter amplifier. Connect a capacitor of about 0.047 µF between this pin and ground (or Vcc).				
7	IF P2	Vec € GND	Connection pin of the bypass capacitor for the IF limiter amplifier. Connect a capacitor of about 0.047µF between this pin and ground (or Vcc).				
8	QD	® GND	Connected to a quadrature detector phase shifter.				

Pin Description

No.	Symbol	Equivalent circuit	Description
9	DET OUT	Yee GND	Recovered signal output.
10	A1 IN	(O)	Input pin of inverting OP amplifier A1.
11	A1 OUT	Vec GND	Output pin of OP amplifier A1.
12	A2 IN	©2 Vec	Input pin of OP amplifier A2.
13	COMP IN	(3) *	Input pin of the comparator. This pin is internally connected to the output of OP amplifier A2.
14	NRZ	(b)	NRZ (Non Return Zero) output pin

Pin Description

No.	Symbol	Equivalent circuit	Description
15	SENSE	Vcc gnd	Voltage control pin for external bias supply.
16	VB OUT	Vec GND	Supplies bias voltage to external circuit transistors and others
17	BSV	(17) GND	Reduces IC power consumption. Lowering pin voltage below 0 35 V stops IC operation.
18	LVA	(IB) GND	Output pin for Low Voltage Alarm (LVA). The pin turns to high impedance when power voltage drops below 1.05 V.
19	GND		Ground pin
20	RF IN	Vec	Mixer input pin

Electrical Characteristics


 $\label{eq:Vcc} Vcc = 1.5 \text{ V, Ta} = 25^{\circ}\text{C, fs} = 21.7 \text{ MHz,} \\ \text{fMoD} = 256 \text{ Hz, fDiV} = 2.3 \text{ kHz, AMMoD30\%}$

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Power consumption (during operation)	lcc	Test circuit 1	1.2	2.0	2.5	mA
Power consumption (during battery saving)	lccs	Test circuit 1 VI = 0.3 V	-	-	20	μА
Input for -3 dB Limiting	Vin (LIM)	Test circuit 3	_	7	_	dΒμ
AM rejection ratio	AMRR	Vin = 60dB _# Test circuit 3	25	_	-	dB
OP amplifier input bias current	İBIAS	Test circuit 2	_	30	100	nA
OP amplifier open loop gain	Av	Test circuit 4	45	60	-	dB
OP amplifier output voltage amplitude	Vo	Test circuit 5	0.25	_	_	Vp-p
Comparator hysteresis width	Vtw	Test circuit 6	30	40	5.0	m۷
NRZ* output leak current	ILNRZ	Test circuit 7	_	_	5.0	μА
NRZ* saturation voltage	VSATNRZ	Isink = 200μA Test circuit 8	_	-	0.4	٧
VB output current	Іоит	Ve=0.9V	0.1	-		mA
VB output voltage	VBOUT	Test circuit 9	0.95		_	V
Sense voltage	VSEN	Test circuit 9	85	100	115	m∨
LVA threshold voltage	VPML	Test circuit 10	1.05	1.10	1.15	V
LVA hysteresis width	VPMTH	VPMH-VPML	40	50	70	mV
LVA output leak current	ILLVA	Test circuit 7	-	-	5.0	μΑ
LVA saturation voltage	VSATLVA	Test circuit 8	T -	-	0.4	V
Recovered signal voltage	VDET	Test circuit 3	10	-	-	mVrms
BSV high level	VTHBSV		0.95	_	_	v
BSV low level	VTLBSV			-	0.35	v


^{*}NRZ: Non Return Zero

Electrical Characteristics Test Circuit


1)




2)




3)




4)




5)



6)




7)





8)

10)



9)





Test Method

Input for -3 dB Limiting VIN (LIM)

Use test circuit 3. Apply a signal with the following characteristics to SIG IN.

Signal frequency:

fs = 21.7 MHz

Modulation frequency:

fMOD = 256 Hz

Frequency deviation: Signal level:

fDIV = 2.3 kHz $VL = 40 dB\mu$

Here, the value of VAC is specified as VAC1. Next, the signal level VL is changed to 19dBμ and VAC value is hence specified as VAC2.

$$20 \log \frac{VAC1}{VAC2} < 3 dB$$

AM rejection ratio (AMRR)

Use test circuit 3. Apply a signal with the following characteristics to SIG IN.

Signal frequency:

fs = 21.7 MHz

Modulation frequency: Frequency deviation:

fMOD = 256 HzfDIV = 2.3 kHz

Signal level:

 $VL = 40 dB\mu$

Here, the value of VAC is specified as VAC1. Next, AM is modified to:

Modulation ratio:

AMMOD = 30%

Modulation frequency: fMOD = 256 Hzand the VAC value is hence specified as VAC2.

$$AMRR = 20 \log \frac{VAC1}{VAC2} > 25 dB$$

Recovered signal voltage VDET

Use test circuit 3. Apply a signal with the following characteristics to SIG IN.

Signal frequency:

fs = 21.7 MHz

Modulation frequency:

fMOD = 256 Hz

Frequency deviation:

fDIV = 2.3 kHz

Signal level:

 $VL = 50 dB\mu$

Here, the value of the pin-9 output voltage is expressed as VDET.

OP amplifier output voltage amplitude VO (OP)

Use test circuit 5. If output voltage V is expressed as V1 when VIN is 0.1 V, and as V2 when VIN is 0.3 V, it follows that:

$$V0 = V1 - V2$$

Comparator hysteresis width VTW

Use test circuit 6.

Vary Vin between 0.1 to 0.3 V.

Specify VIN voltage, as V1 when (C) voltage changes from low to high.

Similarly, specify VIN voltage as V2, when (C) voltage changes from high to low.

Therefore: VHY VTW = V1 - V2

LVA threshold voltage VPML and recovery voltage VPMH

Use test circuit 10.

Vary power voltage VCC from 1.3 to 0.95 V.

Specify VCC as VPML, when (C) voltage changes from low to high.


Similarly, specify VCC as VPMH, when (C) voltage changes from high to low.

Design Reference Values

Ta = 25°C, Vcc = 1.4V

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
Mixer input resistance	Rin (MIX)		1.3	1.6	1.9	kΩ
Mixer input capacity	Cin (MIX)		1 -	4.0	-	pF
Mixer output resistance	ROUT (MIX)		1.44	1.8	2.16	kΩ
IF input resistance	Rin (IF)		1.44	1.8	2.16	kΩ
IF gain stability	Gs (IF)	Ta = -20 to +60°C	—	±6	_	dB
Detector output resistance	ROUT (QD)		1.28	1.6	2.0	kΩ
OP amplifier max. input voltage	VINMAX		-	-	0.39	٧
OP amplifier min. input voltage	Vinmin		0.05	-	_	٧
Comparator max. input voltage	VINMAXCOMP		_	-	0.39	٧
Comparator min. input voltage	VINMINCOMP		0.05	-	-	٧
OP amplifier off-set voltage	Vors		T -	_	3	m۷

Application Circuit



SONY

CXA1184M/N

1) Supply

This IC incorporates a regulation and is designed to operate steadily on a wide range of supply voltage from 1.0 to 4.0 V.

Decoupling on the wiring to the supply pin (pin 4) should be done as close to the pin as possible.

2) Oscillation input

Oscillation input method

- a) Using pins 1 and 2, input self-excited oscillation signals through the composition of a Colpitts type crystal oscillating circuit.
- b) Input local oscillation signals to pin 1 directly.




Fig. 1

3) Mixer

This IC's mixer is of the double balance type. Pin 24 is the input pin. Input through a suitable alignment circuit. Input impedance is at $1.6k\Omega$. The mixer output features a built-in $1.6k\Omega$ load resistance at pin 3.

4) IF filter

The filter to be connected between this IC's mixer and the IF limiter should have the following specifications.

I/O impedance: $1.6k\Omega \pm 10\%$

Band width : Use according to application

5) IF limiter

The IF limiter of this IC features a gain of about 100 dB. To this effect, the following points should be considered for the wiring connecting IF limiter input pin (pin 5) and decoupling capacitor pins (pins 6 and 7).

- a) Wiring to mixer output (pin 3) and IF limiter input (pin 5) should be as short and as far apart as possible to avoid neutral interference.
- b) Connect a decoupling capacitor to IF limiter IF P1 (pin 6) and IF P2 (pin 7). Here the decoupling capacitor should be positioned as close as possible to each pin and the wiring be as short as can be.
- c) As IF limiter output shows at QD (pin 8), keep the wiring connected to QD pin,R, L, C and the ceramic discriminator as short as possible. Interference to the mixer output, IF limiter input and others must be kept to a minimum.





Fig. 2

6) Detector

The detector is of the quadrature type. To phase shift, either R, L, C resonance circuit or the ceramic discriminator is connected to pin 8.

The phase capacitor of the quadrature detector is built-in. FM (FSK) signals demodulated by this detector have their high frequency components dropped by the LPF formed inside from CRs, to be output at DET OUT (pin 9). DET OUT output impedance is about $3k\Omega$.

For the CXA1184M ceramic discriminator, CDB455C3 (Murata Production) is recommended.



b) Ceramic discriminator

Fig. 3

a) Coil

7) OP AMP, NRZ OUT

This IC has 2 built-in operation amplifiers.

One of these operation amplifiers is connected inside the IC to NRZ comparator.





Fig. 4

Making use of these operation amplifiers an LPF or the sort is made up to eliminate noise during signal demodulation and input to the following NRZ comparator.

NRZ comparator molds the waveform of input signals to output them as square waves. NRZ comparator output is an open collector.

Accordingly as CPU is a CMOS, in case the supply voltage differs, by following the method indicated in Fig. 5 direct interfacing becomes possible.



8) VB SENSE, VB OUT

This controls the base bias of the external transistor. Pin 16 VB OUT can be used as the previous amplifier 1st mixer bias.

9) LVA OUT

When supply voltage turns low this pin turns to High (Open). Output is an open collector and, similarly as NRX OUT, can directly drive CMOS.


This LVA setting voltage is at 1.1V \pm 50 mV with hysterisis versus supply voltage. Hysterisis width is at 50mV \pm 10 mV.


10) BSV


By turning this pin to low, this IC's operation can be stopped.

This pin can also be directly connected to CMOS.

Consumption current with BSV is 20 µA (at 1.5 V) and below.









Mixer input signal level(dBm)


4th LP Butterworth cascade MFB constant using OP1 and OP2 inside CXA1184M.



f MOD	2 5 6 H z
f c (-3dB)	4 0 0 H z
AlGain	1
A 2 Gain	4
R 1	47ΚΩ
R 2	47ΚΩ
R 3	22ΚΩ
R 4	47ΚΩ
R 5	180KΩ
R 6	3 3 K Ω
C 1	0.012μF
C 2	680pF
C 3	0. 0 1 5 μ F
C 4	1200pF

Supply voltage vs. Consumption Current






Logical input level vs. Mixer conversion

Logical input level [dBm]

Input frequency vs. Conversion gain



Package Name

Туре		Package name Symbol Description		Pankaga	Features				
				Package	Material* Lead pitch		Lead shape	Lead pull out direction	
Inserted	Standard	DIP	DUAL IN-LINE PACKAGE	MANAMAN	P C	2.54mm (100MIL)	Through Hole Lead	2-direction	
		SIP	SINGLE IN LINE PACKAGE	MARIE	P	2 54mm (100MIL)	Through Hole Lead	1-direction	
		ZIP	ZIG ZAG IN-LINE PACKAGE		P	2 54mm (100MIL) Zig·Zag in-line	Through Hole Lead	1-direction	
		PGA	PIN GRID ARRAY		С	2.54mm (100MIL)	Through Hole Lead	Package under side	
		PIGGY BACK	PIGGY BACK		С	2 54mm (100MIL)	Through Hole Lead	2-direction	
	Shrink	SDIP	SHRINK DUAL IN-LINE PACKAGE	NAME AND ADDRESS OF THE PARTY O	P	1 778mm (70MIL)	Through Hole Lead	2-direction	
		SZIP	SHRINK ZIG-ZAG IN-LINE PACKAGE		Р	1 778mm (70MIL) Zıg·Zag ın-line	Through Hole Lead	1-direction	
Surface mounted	Standard flat package	QFP	QUAD FLAT L LEADED PACKAGE	Supply Granus	P C	1.0mm 0.8mm 0.65mm	Gull- Wing	4-direction	
		SOP	SMALL OUTLINE L-LEADED PACKAGE	physicist states and services and	P	1 27mm (50MIL)	Guil- Wing	2-direction	
	Standard 2-direction chip carrier	soj	SMALL OUTLINE J-LEADED PACKAGE	Interpretation of the second	P	1 27mm (50MIL)	J-Lead	2-direction	
	Shrink flat package	VQFP	VERY SMALL QUAD FLAT PACKAGE		P	0 5mm	Gull- Wing	4-direction	
		VSOP	VERY SMALL OUTLINE PACKAGE		Р	0.65mm	Gull- Wing	2-direction	
		TSOP	THIN SMALL OUTLINE PACKAGE		Р	0.5mm (0 55mm)	Gull- Wing	2-direction	
	Standard chip carrier	QFJ	QUAD FLAT J-LEADED PACKAGE	•	P	1 27mm (50MIL)	J-Lead	4-direction	
		QFN	QUAD FLAT NON-LEADED PACKAGE		С	1.27mm (50MIL)	Leadless	Package under side	

^{*}P ·····Plastic. C ····Ceramic