

mos integrated circuit μ PD75P316A

4-BIT SINGLE-CHIP MICROCOMPUTER

DESCRIPTION

The μ PD75P316A is a product of the μ PD75316 with on-chip ROM having been replaced with the one-time PROM or EPROM.

It is most suitable for test production during system development and for production in small amounts since it can operate under the same supply voltage as mask products.

The one-time PROM product is capable of writing only once and is effective for production of many kinds of sets in small quantities and early startup. The EPROM product allows program writing and rewriting, and is therefore suitable for system evaluation. The on-chip RAM has twice the capacity of the μ PD75316/75P316, enabling large amounts of data to be processed.

Details of functions are described in the User's Manual shown below. Be sure to read in design. μ PD75308 User's Manual : IEM-5016

FEATURES

• Compatible (excluding mask option) with the mask products

Memory capacity

Program memory (PROM): 16256 × 8 bits
 Data memory (RAM) : 1024 × 4 bits
 Low-voltage operation capability: 2.7 to 6.0 V

ORDERING INFORMATION

Ordering Code	Package	On-Chip ROM	
μ PD75P316AGF-3B9	80-pin plastic QFP (14 \times 20 mm)	One-time PROM	
μ PD75P316AK	80-pin ceramic WQFN (LCC with window)	EPROM	

QUALITY GRADE

Ordering Code	Package	Quality Grade	
μ PD75P316AGF-3B9	80-pin plastic QFP (14 $ imes$ 20 mm)	Standard	
μ PD75P316AK	80-pin ceramic WQFN (LCC with window)	Standard	


Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

In descriptions common to one-time PROM products and EPROM products in this document, the term "PROM" is used.

The information in this document is subject to change without notice.




PIN CONFIGURATION (Top View)



BLOCK DIAGRAM

ZEC





CONTENTS

	1.	PIN FUNCTIONS	5
		1.1 PORT PINS	5
		1.2 OTHER PINS	
		1.3 PIN INPUT/OUTPUT CIRCUITS	9
k		1.4 CAUTION ON USING P00/INT4 PIN AND RESET PIN	11
	2.	DIFFERENCES BETWEEN PRODUCTS IN SERIES	. 11
	3.	DATA MEMORY (RAM)	13
	4.	PROGRAM MEMORY WRITE AND VERIFY	. 15
		4.1 PROGRAM MEMORY WRITE/VERIFY OPERATING MODES	
		4.2 PROGRAM MEMORY WRITING PROCEDURE	16
		4.3 PROGRAM MEMORY READING PROCEDURE	17
		4.4 ERASURE METHOD	18
	5.	ELECTRICAL SPECIFICATIONS	19
	6.	PACKAGE INFORMATION	35
	7.	RECOMMENDED SOLDERING CONDITIONS	. 37
	ΑP	PENDIX A. DEVELOPMENT TOOLS	38
t	ΑP	PENDIX B. RELATED DOCUMENTS	39



1. PIN FUNCTIONS

1.1 PORT PINS (1/2)

Pin Name	Input/Output	Dual- Function Pin	Function	8-Bit I/O	Afer Reset	I/O Circuit Type*1
P00	Input	INT4				B
P01	Input/output	SCK	4-bit input port (PORT0)			F - A
P02	Input/output	SO/SB0	Internal pull-up resistor specification by soft- ware is possible for P01 to P03 as a 3-bit unit.	×	Input	F - B
P03	Input/output	SI/SB1				M- c
P10		INT0	With noise elimination circuit			
P11		INT1	4-bit input port (PORT1)			
P12	Input	INT2	Internal pull-up resistor specification by software is possible as a 4-bit unit.	×	Input	B - C
P13		TI0				
P20		PTO0				
P21	, .	_	4-bit input/output port (PORT2)			
P22	Input/output	output PCL Internal pull-up resistor specification by sof ware is possible as a 4-bit unit.		×	Input	E - B
P23		BUZ				
P30 *2		LCDCL MD0				
P31 * 2	I	SYNC MD1	Programmable 4-bit input/output port (PORT3) Input/output settable bit-wise.		la acet	E - B
P32 * 2	Input/output	MD2	Internal pull-up resistor specification by software is possible as a 4-bit unit.	×	Input	E - B
P33 *2		MD3				
P40 to P43*2	Input/output	_	N-ch open-drain 4-bit input/output port (PORT 4). Data input/output pins for program memory (PROM) write/verify (low-order 4 bits).		High impedance	M - A
P50 to P53 *2	Input/output	_	N-ch open-drain 4-bit input/output port (PORT 5) Data input/output pins for program memory (PROM) write/verify (high-order 4 bits).		High impedance	M - A
P60		KR0				
P61	Input/output	KR1	Programmable 4-bit input/output port (PORT6). Input/output settable bit-wise.		_	
P62	mpayoutput	KR2	Internal pull-up resistor specification by software is possible as a 4-bit unit.		Input	€ - A
P63		KR3				
P70		KR4		0		
P71	P71 Input/output		4-bit input/output port (PORT7).			
P72	трацопіраі	KR6	Internal pull-up resistor specification by software is possible as a 4-bit unit.		Input	F - A
P73		KR7				

- * 1. \bigcirc : Indicates a Schmitt-triggered input.
 - 2. Direct LED drive capability.



1.1 PORT PINS (2/2)

Pin Name	Input/Output	Dual- Function Pin	Function	8-Bit I/O	After Reset	I/O Circuit TYPE
BP0		S24				G - C
BP1	Outroot	S25				
BP2	Output	S26				
BP3		S27	1-bit output port (BIT PORT)		*	
BP4		S28	Dual-function as segment output pins.	×		
BP5	Outroot	S29				
BP6	Output	S30				
BP7		S31				

* For BP0 to BP7, VLc1 is selected as the input source. The output level depends on BP0 to BP7 and the VLc1 external circuit, however.



1.2 OTHER PINS

Pin Name	Input/Output	Dual- Function Pin	Function	After Reset	I/O Circuit Type *1
TI0	Input	P13	External event pulse input pin for timer/event counter.	_	B - C
PTO0	output	P20	Timer/event counter output pin	Input	E - B
PCL	Input/output	P22	Clock output pin	Input	E - B
BUZ	Input/output	P23	Fixed frequency output pin (for buzzer or system clock trimming)	Input	E - B
SCK	Input/output	P01	Serial clock input/output pin	Input	F - A
SO/SB0	Input/output	P02	Serial data output pin Serial bus input/output pin	Input	F - B
SI/SB1	Input/output	P03	Serial data input pin Serial bus input/output pin	Input	M- c
INT4	Input	P00	Edge-detected vectored interrupt input pin (rising or falling edge detection).	_	B
INT0	Input	P10	Edge-detected vectored interrupt input pin (detection edge		® c
INT1	mput	P11	selectable)	_	B - C
INT2	Input	P12	Edge-detected testable input pin (rising edge detection)	_	B - C
KR0 to KR3	Input/output	P60 to P63	Testable Input/output pins (parallel falling edge detection)	Input	F - A
KR4 to KR7	Input/output	P70 to P73	Testable Input/output pins (parallel falling edge detection)	Input	F - A
S0 to S23	Output	_	Segment signal output pins	*3	G - A
S24 to S31	Output	BP0 to 7	Segment signal output pins	*3	G - C
COM0 to COM3	Output	_	Common signal output pins	*3	G - B
VLC0 to VLC2	_	_	LCD drive power supply pins	_	_
BIAS	_	_	External split cutting output pin	High impedance	_
LCDCL*2	Input/output	P30	External extension driver drive clock output pin	Input	E - B
SYNC*2	Input/output	P31	External extension driver synchronization clock output pin	Input	E - B
X1, X2	Input	_	Main system clock oscillation crystal/ceramic connection pins. When an external clock is used, the clock is input to X1 and the inverted clock to X2.	_	_
XT1, XT2	Input	_	Subsystem clock oscillation crystal connection pins When an external clock is used, the clock is input to XT1 and the inverted clock to XT2. XT1 can be used as a 1-bit input (test) pin.	_	_
RESET	Input	_	System reset input pin (low-level active).	_	B
MD0 to MD3	Input/output	P30 to P33	Mode selection pin for program memory (PROM) write/verify.	Input	E - B
V _{PP}	_	_	Program voltage application pin for program memory (PROM) write/verify . Connected to $V_{\rm DD}$ in normal operation. Applies +12.5 V in program memory write/verify.	_	_
V _{DD}	_	_	Positive power supply pin	_	_
Vss	_	_	GND potential pin	_	_



- * 1. : Indicates a Schmitt-triggered input.
 - 2. Pins provided for future system expansion. Currently used only as pins 30 and 31.
 - 3. VLCX shown below can be selected for display outputs.


S0 to S31: VLC1, COM0 to COM2: VLC2 , COM3: VLC0

However, display output levels depend on the display output and VLCX external circuit.




1.3 PIN INPUT/OUTPUT CIRCUITS

The input/output circuits of each pin of the μ PD75P316A are shown by in abbreviated form.







1.4 CAUTION ON USING P00/INT4 PIN AND RESET PIN


The P00/INT4 and $\overline{\text{RESET}}$ pins have a test mode setting function (IC test only) which tests internal operations of the μ PD75P316A in addition to those functions given in 1.1 and 1.2.


The test mode is set when voltage greater than VDD is applied to either pin. Therefore, even during normal operation, the test mode is engaged when noise greater than VDD is added, thus causing interference with normal operation.

For example, this problem may occure if the P00/INT4 and RESET pins wiring is too long, causing line noise.

To avoid this, try to suppress line noise in wiring. If line noise is still high, try eliminating the noise using the exterior add-on components shown in the Figures below.

 Connect a diode with low V_F between the V_{DD} and the pin. Connect a condenser between the VDD and the pin.





2. DIFFERENCES BETWEEN PRODUCTS IN SERIES

The μ PD75P316A is a product of the μ PD75316 with on-chip mask ROM having been replaced with the one-time PROM or EPROM. If you use PROM for debugging the applied system or trial manufacturing, and proceed to use masked ROM products for mass production, do so only with a full understanding of their differences beforehand.

Also, μ PD75P316A functions are an extension of those of the μ PD75P316. Table 2-1 shows the differences between the series products. All products have the same functions except as indicated in this table.

For the details of the CPU functions and the built-in hardware, please refer to the μ PD75308 User's Manual (IEM-5016).

μ**PD75P316**

Table 2-1 Differences between Products in Series

	Pro Comparison	duct Name	μPD75304/75306/75308	μPD75312/75316	μPD75304B/75306B/75308B	μPD75312B/75316B	μPD75P308	μPD75P316	μPD75P316A	μPD75P316B* 1	
	ROM(× 8 bit	s)	Mask ROM 4K/6K/8K	Mask ROM 12K/16K	Mask ROM 4K/6K/8K	Mask ROM 12K/16K	One-time PROM,EPROM 8K	One-time PROM 16K	One-time PROM,EPROM 16K	One-time PROM 16K	
	RAM(× 4 bit	s)		512		1024	51	12	10	24	
	Mask option	1		Port 4, 5 pull-up re LCD driving power	sistor incorporated supplying split resistor			١	No		
	Pin	No. 50 to 53		P30 t	o P33			P30/MD0	to P33/MD3		
	connection	No. 57		NC		IC	VPF		PP		
*	Electrical sp	ecifications	Masked ROM produ respective data she	•	ucts have different currer	nt dissipation and ope	erating temperature r	ange *2 . For details	, refer to the electrica	I specifications of	
	Power supply	Power supply voltage range 2.7 to 6			2.0 to 6.0 V	2.0 to 5.5 V	5 V ±5 %		2.7 to 6.0 V	2.0 to 5.5 V	
	Operating to range	emperature		−40 to +85 °C				-10 to +70 °C			
	Package		• 80-pin plastic QFF	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		80-pin plastic QFP (14 × 20) 80-pin ceramic WQFN (LCC with window)	• 80 pin plastic QFP (□14) • 80 pin plastic TQFP (□12)				
k	On-chip PRO	OM product	μPD75P308	μPD75P316 μPD75P316A	μPD75P316A μPD75P316B	μPD75P316B		_			
k	Others		Masked ROM produ	ucts and PROM prod	ucts have different noise	endurance limits and	d noise radiation due	to differing circuit se	cales and mask layout	s.	

^{* 1.} The μ PD75P316B is under development.

★ Note PROM and masked ROM have different noise endurance limits and noise radiation. When considering replacement of masked ROM products after trial manufacturing with PROM products, sufficient evaluation of CS products (not ES products) with masked ROM products should be performed.

^{2.} The μ PD75P316A is the same as the mask ROM products.

3. DATA MEMORY (RAM)

Fig. 3-1 shows the data memory configuration. It consists of a data area and a peripheral hardware area. The data memory consists of memory banks 0 to 3 with each bank consisting of 256 words \times 4 bits. Peripheral hardware has been assigned to the area of memory bank 15.

(1) Data area

The data area comprises a static RAM. It is used to store program data and as a subroutine, interrupt execution stack memory. Even if the CPU operation is stopped in the standby mode, it is possible to hold the memory content for a long time by battery backup, etc. The data area is operated by memory manipulation instructions.

The static RAM has been mapped to memory banks 0, 1, 2 and 3 by 256×4 bits each. Bank 0 has been mapped as a data area but is also available as a general register area (000H to 007H) and a stack area (000H to 0FFH) (banks 1, 2 and 3 are available only as a data area).

In the static RAM, 1 address consists of 4 bits. It can be operated in units of 8 bits by 8-bit memory manipulation instructions or in bits by bit manipulation instructions, however. In an 8-bit manipulation instruction, an even address should be specified.

(a) General register area

The general register area can be operated either by general register operation instructions or by memory manipulation instructions. Up to eight 4-bit registers are available. That part of the 8 general registers which is not used in the program is available as a data area or a stack area.

(b) Stack area

The stack area is set by an instruction. It is available as a subroutine execution or interrupt service execution save area.

(2) Peripheral hardware area

The peripheral hardware area has been mapped to F80H to FFFH of memory bank 15.

It is operated by memory manipulation instructions just as the static RAM. In the peripheral hardware, however, the operable bit unit differs from one address to another. An address to which peripheral hardware has not been assigned is inaccessible since no data memory is built in.



Data Memory Memory Bank H000 General (8×4) Register Area 007H Stack H800 Area 256×4 0FFH 100H Data Area 256×4 Static RAM (1024×4) 1FFH 200H 256×4 2FFH 300H 256×4 3FFH

F80H

FFFH

Not On-Chip

 128×4

15

Fig. 3-1 Data Memory Map

Peripheral Hardware Area



4. PROGRAM MEMORY WRITE AND VERIFY

The ROM built into the μ PD75P316A is a 16256×8-bit electrically writable one-time PROM. The table below shows the pins used to program this PROM. There is no address input; instead, a method to update the address by the clock input via the X1 pin is adopted.

Pin Name	Function
VPP	Voltage applecation pin for program memory write/verify (normally V_{DD} potential).
X1, X2	Address update clock inputs for program memory write/ verify. Inverse of X1 pin signal is input to X2 pin.
MD0 to MD3	Operating mode selection pins for program memory write/ verify.
P40 to P43 (low-order 4 bits) P50 to P53 (high-order 4 bits)	8-bit data input/output pins for progrm memory write/ verify.
V _{DD}	Supply voltage application pin. Applies 2.7 to 6.0 V in normal operation, and 6 V for program memory write/verify.

Note

- 1. A lightshield cover film should be applied to the μ PD75P316AK provided with an erasure window, except when erasing the EPROM.
- 2. The one-time PROM version of μ PD75P316AGF is not provided with an erasure window, and therefore UV erasure is not possible.

4.1 PROGRAM MEMORY WRITE/VERIFY OPERATING MODES

The μ PD75P316A assumes the program memory write/verify mode when +6 V and +12.5 V are applied respectively to the V_{DD} and V_{PP} pins. The table below shows the operating modes available by the MD0 to MD3 pin setting in this mode. All the remaining pins are at the Vss potential by the pull-down resistor.

	Operating Mode Setting					Operating Mode	
VPP	V _{DD}	MD0	MD1	MD2	MD3	Operating Mode	
		Н	L	Н	L	Program memory address zero-clear	
. 12 5 1/	2.,	L	Н	Н	Н	Write mode	
+12.5 V	+6 V	L	L	H	Н	Verify mode	
		Н	×	Н	Н	Program inhibit mode	

 \times : L or H




4.2 PROGRAM MEMORY WRITING PROCEDURE

The program memory writing procedure is shown below. High-speed write is possible.

- (1) Pull down a pin which is not used to Vss via the resistor. The X1 pin is at the low level.
- (2) Supply 5 V to the VDD and VPP pins.
- (3) 10 μ s wait.
- (4) The program memory address 0 clear mode.
- (5) Supply 6 V and 12.5 V respectively to VDD and VPP.
- (6) The program inhibit mode.
- (7) Write data in the 1-ms write mode.
- (8) The program inhibit mode.
- (9) The verify mode. If written, proceed to (10); if not written, repeat (7) to (9).
- (10) (Number of times written in (7) to (9): X) \times 1-ms additional write.
- (11) The program inhibit mode.
- (12) Update (+1) the program memory address by inputting 4 pulses to the X1 pin.
- (13) Repeat (7) to (12) up to the last address.
- (14) The program memory address 0 clear mode.
- (15) Change the VDD and VPP pins voltage to 5 V.
- (16) Power off.

The diagram below shows the procedure of the above (2) to (12).






4.3 PROGRAM MEMORY READING PROCEDURE

The μ PD75P316A can read the content of the program memory in the following procedure. It reads in the verify mode.

- (1) Pull down a pin which is not used to Vss via the resistor. The X1 pin is at the low level.
- (2) Supply 5 V to the VDD and VPP pins.
- (3) 10 μ s wait.
- (4) The program memory address 0 clear mode.
- (5) Supply 6 V and 12.5 V respectively to VDD and VPP.
- (6) The program inhibit mode.
- (7) The verify mode. If clock pulses are input to the X1 pin, data is output sequentially 1 address at a time at the period of inputting 4 pulses.
- (8) The program inhibit mode.
- (9) The program memory address 0 clear mode.
- (10) Change the VDD and VPP pins voltage to 5 V.
- (11) Power off.

The diagram below shows the procedure of the above (2) to (9).





4.4 ERASING METHOD (μPD75P316AK ONLY)

The content of the data programmed in the μ PD75P316A is erased as ultraviolet rays are irradiated to the window in the upper part.

The erasable ultraviolet-ray wavelength is about 250 nm.

The dose required for complete erasure is 15 W•s/cm² (ultraviolet-ray intensity × erasure time). If a commercially available ultraviolet-ray lamp (wavelength 254 nm, intensity 12 mW/cm²) is used, it takes about 15 to 20 minutes to erase.

Note 1. The content may be erased if exposed to direct sunlight or fluorescent lamp light for a long time. To protect the content, the window in the upper part should be masked with a lightshield cover film.

NEC attaches such a lightshield cover film to each UV EPROM product.

2. When erasing, the distance between the ultraviolet-ray lamp and the μ PD75P316A should be kept normally within 2.5 cm.

Remarks It may take longer to erase if the ultraviolet-ray lamp has deteriorated or if the package window is dirty and so on.



5. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS (Ta = 25 $^{\circ}$ C)

PARAMETER	SYMBOL	TEST	CONDITIO	NS	RATING	UNIT
	V _{DD}				-0.3 to +7.0	V
Power supply voltage	V _{PP}				-0.3 to +13.5	V
Input voltage	Vıı	Except ports 4, 5			-0.3 to V _{DD} +0.3	V
input voitage	V ₁₂	Ports 4, 5	Open-d	rain	-0.3 to +11	V
Output voltage	Vo				-0.3 to V _{DD} +0.3	V
0	Len	1 pin		-15	mA	
Output current high	Іон	All pins		-30	mA	
		1 min		Peak value	30	mA
		1 pin		Effective value	15	mA
Output current low		Total of ports 0, 2, 3, 5		Peak value	100	mA
Output current low	loL*			Effective value	60	mA
		Total of nauto 4 C 7	Peak value		100	mA
		Total of ports 4, 6, 7		Effective value	60	mA
Operating temperature	Topt				-40 to +85	°C
Storage temperature	T_{stg}				-65 to +150	°C

^{*} Calculate the effective value with the formula [Effective value] = [Peak value] $\times \sqrt{\text{duty}}$.

CAPACITANCE (Ta = 25 $^{\circ}$ C, V_{DD} = 0 V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	Cin				15	pF
Output capacitance	Соит	f = 1 MHz			15	pF
Input /output capacitance	Сю	Unmeasured pin returned to 0 V			15	pF



MAIN SYSTEM CLOCK OSCILLATOR CHARACTERISTICS (Ta = -40 to +85 °C, VDD = 2.7 to 6.0 V)

RESONATOR	RECOMMENDED CIRCUIT	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Ceramic resonator	X1 X2	Oscillator frequency (fx) *1		1.0		5.0 *3	MHz
	C1 — C2	Oscillation stabilization time *2	After VDD reaches the minimum value in the oscillation voltage range			4	ms
	X1 X2 C1 C2 VDD	Oscillator frequency (fx) *1		1.0	4.19	5.0 *3	MHz
Crystal resonator		Oscillation stabilization	V _{DD} = 4.5 to 6.0 V			10	ms
		time *2				30	ms
	X1 X2 Δ μPD74HCU04	X1 input frequency (fx) *1		1.0		5.0 *3	MHz
External clock		X1 high and low level widths (txH, txL)		100		500	ns

- * 1. Oscillator characteristics only. Refer to the description of AC characteristics for details of instruction execution time.
 - 2. Time required for oscillation to become stabilized after V_{DD} reaches MIN. of the oscillation voltage range or after STOP mode release.
 - 3. When the oscillator frequency is 4.19 MHz < fx \leq 5.0 MHz, do not select PPC = 0011 as instruction execution time. If PCC = 0011 is selected, 1 machine cycle becomes less than 0.95 μ s, with the result that specified MIN. value 0.95 μ s can not be observed.

SUBSYSTEM CLOCK OSCILLATOR CHARACTERISTICS (Ta = -40 to +85 °C, VDD = 2.7 to 6.0 V)

RESONATOR	RECOMMENDED CIRCUIT	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Crystal resonator C3 C4	XT1 XT2	Oscillator frequency (fxT)		32	32.768	35	kHz
	Oscillation stabilization	V _{DD} = 4.5 to 6.0 V		1.0	2	s	
		time*				10	S
External X1	X1 X2	XT1 input frequency (fxT)		32		100	kHz
clock	†	XT1 high and low level widths (txтн, txтL)		5		15	μs

* Time required for oscillation to become stabilized after VDD reaches MIN. of the oscillation voltage range or after STOP made release.

Note When the main system clock and subsystem clock oscillation circuit are used, the area enclosed by dotted line in the figure should be wired as follows to prevent influence from the wiring capacitance, etc..

- · Wiring should be as short as possible.
- Do not cross other signal lines.
 - Do not place the circuit closed to a line in which varying high current flows.
- The connecting point of oscillation circuit capacitor should always be the same potential as V_{DD}. Do not connect it to the power supply pattern in which high current flows.
- · Do not pick up a signal from the oscillation circuit.

The subsystem clock oscillation circuit is designed to be low amplification circuit for low dissipation current, thus misoperation due to noise occurs more often than with the main system clock oscillation circuit. Therefore, when the subsystem clock is used, care is needed especially for the wiring procedure.



DC CHARACTERISTICS (Ta = -40 to +85 $^{\circ}$ C, V_{DD} = 2.7 to 6.0 V) (1/2)

PARAMETER	SYMBOL	TEST CON	TEST CONDITIONS			MAX.	UNIT
	VIH1	Ports 2 and 3		0.7 VDD		VDD	V
Input voltage	VIH2	Ports 0, 1, 6, 7, RES	ET	0.8 VDD		VDD	٧
high	VIH3	Ports 4 and 5	Open-drain	0.7 VDD		10	٧
	VIH4	X1, X2, XT1		VDD -0.5		VDD	V
	VIL1	Ports 2, 3, 4 and 5		0		0.3 VDD	V
Input voltage low	VIL2	Ports 0, 1, 6, 7, RES	ET	0		0.2 VDD	V
	VIL3	X1, X2, XT1		0		0.4	V
	Vон1	Ports 0, 2, 3, 6, 7, BIAS	VDD = 4.5 to 6.0 V IOH = -1 mA	VDD -1.0			V
Output voltage high		<i>5.</i> , to	Ioн = -100 μA	VDD -0.5			V
Tilgii	V ₀ H ₂	BP0 to BP7 (with 2 Ioh	$V_{DD} = 4.5 \text{ to}$ 6.0 V $I_{OH} = -100 \ \mu\text{A}$	VDD -2.0			>
		outputs)	IOH = -30 μA	VDD -1.0			٧
		Ports	Ports 3, 4 and 5 V _{DD} = 4.5 to 6.0 V I _{OL} = 15 mA		0.4	2.0	V
	V _{OL1}	0, 2, 3, 4, 5, 6 and 7	V _{DD} = 4.5 to 6.0 V I _{OL} = 1.6 mA			0.4	V
Output voltage low			IoL = 400 μA			0.5	V
		SB0, 1	Open-drain pull-up resistor \geq 1 k Ω			0.2 V _{DD}	V
	V _{OL2}	BP0 to BP7 (with 2	V _{DD} = 4.5 to 6.0 V I _{OL} = 100 μA			1.0	V
		lot outputs)	IoL = 50 μA			1.0	V
	Ішн1	VIN = VDD	Other than below			3	μΑ
Input leakage	Ілн2		X1, X2, XT1			20	μΑ
current high	Іинз	V _{IN} = 10 V	Ports 4 and 5 (when open- drain)			20	μΑ
Input leakage current low	ILIL1	Vin = 0 V	Other than below			-3	μΑ
Current 10w	ILIL2		X1, X2, XT1			-20	μΑ



DC CHARACTERISTICS (Ta = -40 to +85 $^{\circ}$ C, V_{DD} = 2.7 to 6.0 V) (1/2)

PARAMETER	SYMBOL	TEST CONI	DITIONS		MIN.	TYP.	MAX.	UNIT
Output leakage	Ігон1	Vout = Vdd	Other below				3	μΑ
current high	Ігон2	Vout = 10 V	Ports 4 (when drain)	4 and 5 open-			20	μΑ
Output leakage current low	ILOL	Vout = 0 V					-3	μΑ
On-chip pull-up	RL1	Ports 0, 1, 2, 3, 6 and 7 (Except P00)	V _{DD} = 5 ±10%	5.0 V	15	40	80	kΩ
resistor	esistui	VIN = 0 V	V _{DD} = 3 ±10%	3.0 V	30		300	kΩ
LCD drive voltage	VLCD				2.5		V _{DD}	V
LCD output voltage deviation*1 (common)	Vodc	Ιο = ±5 μΑ	VLCD0 = VLCD1 = VLCD ×	= 2/3	0		±0.2	V
LCD output voltage deviation*1 (segment)	Vodc	lo = ±5μA	VLCD2 = VLCD × 1/3 2.7 V ≤ VLCD ≤ VDD		0		±0.2	V
	I _{DD1}		V _{DD} = 5 ±10%*			4.5	14	mA
	וטטו	4.19 MHz*3 crystal - oscillation C1=C2 22 pF	V _{DD} = 3 ±10%*			0.9	3	mA
	I _{DD2}		HALT mode	V _{DD} = 5 V ±10%		700	2100	μΑ
				V _{DD} = 3 V ±10%		300	900	μΑ
Supply current*2	Іррз	32 kHz* 6	Ope- rating mode	V _{DD} = 3 V ±10%		100	300	μΑ
	IDD4	crystal oscillation	HALT mode	V _{DD} = 3 V ±10%		20	60	μΑ
			V _{DD} =	5 V±10%		0.5	20	μΑ
	I _{DD5}	XT1 = 0 V STOP mode	V _{DD} =			0.1	10	μΑ
			3 V±10)%	T _a = 25°C	0.1	5	μΑ
	IDD6 32 kHz crystal oscillation STOP mode		V _{DD} = 3 V ±10%*7		5*7	5	15	μΑ


- * 1. The voltage deviation is a difference between the segment and common output ideal value (VLCDn; n = 0, 1, 2) and output voltage.
 - 2. Current flowing in the internal pull-up resistor and LCD split resistor are not included.
 - 3. Includes when the subsystem clock is oscillated.
 - 4. When the processor clock control register (PCC) is set to 0011 and operated in high-speed mode.
 - 5. When the PCC is set to 0000 and operated in low-speed mode.
 - **6.** When operated by the subsystem clock with the system clock control register (SCC) set to 1011 and the main system clock stops.
 - 7. When the STOP instruction is executed during the main system clock operation and the subsystem clock is oscillated.



AC CHARACTERISTICS (Ta = -40 to +85 $^{\circ}$ C , V_{DD} = 2.7 to 6.0 V)

PARAMETER	SYMBOL	TEST CON	IDITIONS	MIN.	TYP.	MAX.	UNIT
CDI Lalack avalations		Operation with main	VDD = 4.5 to 6.0 V	0.95		64	μs
CPU clock cycle time (minimum instruction execution time = 1 machine cycle)*1	tcy	system clock		3.8		64	μs
	ici	Operation with subsystem clock		114	122	125	μs
TIO input fraguancy	fτι	/DD = 4.5 to 6.0 V		0		1	MHZ
TI0 input frequency	111			0		275	kHz
TI0 input high and low-	tтıн,	VDD = 4.5 to 6.0 V					μs
level widths	t τιι						μs
		INT0		*2			μs
Interrupt input high and low-level widths	tinth,	INT1, 2, 4		10			μs
	t INTL	KR0-7		10			μs
RESET low-level width	trsl			10			μs

- * 1. CPU clock (Φ) cycle time is determined by oscillator frequency of the connected resonator, system clock control register (SCC) and processor clock control register (PCC). Characteristics for power supply voltage V_{DD} vs cycle time tcy in main system clock operation is shown below.
 - 2. It becomes 2tcy or 128/fx by interrupt mode register (IM0) setting.





Serial Transfer Operation

2-wire and 3-wire serial I/O mode (SCK...Internal clock output)

PARAMETER	SYMBOL	TEST CON	DITIONS	MIN.	TYP.	MAX.	UNIT
001/		V _{DD} = 4.5 to 6.0 V		1600			ns
SCK cycle time	t KCY1		3800			ns	
SCK high and low level	t KL1	V _{DD} = 4.5 to 6.0 V	V _{DD} = 4.5 to 6.0 V				ns
widths	t кн1		tксү1/2-150			ns	
SI setup time (to SCK↑)	tsıĸı			150			ns
SI hold time (from SCK1)	t KSI1			400			ns
SO output delay time	tunna	R _L = 1 k Ω, C _L = 100 pF*	V _{DD} = 4.5 to 6.0 V			250	ns
from SCK ↓	tkso1	πε = 1 κ 32, σε = 100 μι				1000	ns

^{*} R_L and C_L are SO output line load resistance and load capacitance, respectively.

2-wire and 3-wire serial I/O mode (SCK...External clock input)

PARAMETER	SYMBOL	TEST CON	DITIONS	MIN.	TYP.	MAX.	UNIT
SCK cycle time	tĸcy2	V _{DD} = 4.5 to 6.0 V		800			ns
SCR Cycle time	LKCY2			3200			ns
SCK high and low level	t _{KL2}	V _{DD} = 4.5 to 6.0 V		400			ns
widths	t KH2		1600			ns	
SI setup time (to SCK↑)	tsık2			100			ns
SI hold time (from SCK↑)	tksi2			400			ns
SO output delay time	tĸso2	D 11.0 C 100 "F*	V _{DD} = 4.5 to 6.0 V			300	ns
from SCK↓	LKSO2	$R_L = 1 \text{ k } \Omega$, $C_L = 100 \text{ pF*}$				1000	ns

* R_L and C_L are SO output line load resistance and load capacitance, respectively.



SBI mode (SCK...Internal clock output (master))

PARAMETER	SYMBOL	TEST CON	IDITIONS	MIN.	TYP.	MAX.	UNIT
SCK cycle time	tĸcy3	V _{DD} = 4.5 to 6.0 V	V _{DD} = 4.5 to 6.0 V				ns
SCR cycle time	LKCY3			3800			ns
SCK high and low level	tкLз	V _{DD} = 4.5 to 6.0 V		tксүз/2-50			ns
widths	tкнз						ns
SB0 and SB1 setup time (to SCK 1)	tsık3			150			ns
SB0 and SB1 hold time (from SCK↑)	tksıз			tксүз/2			ns
SB0 and SB1 output	tkso3	D 41 0 0 400 F*	V _{DD} = 4.5 to 6.0 V	0		250	ns
delay time from SCK↓	tk203	$R_L = 1 \text{ k } \Omega$, $C_L = 100 \text{ pF*}$		0		1000	ns
SB0, SB1↓ from SCK↑	t ksB			tксүз			ns
SCK from SB0, SB1↓	tsвк			tксүз			ns
SB0 and SB1 low-level widths	t sbl			tксүз			ns
SB0 and SB1 high-level widths	tsвн			tксүз			ns

^{*} RL and CL are SO output line load resistance and load capacitance, respectively.

SBI mode (SCK...External clock input (slave))

PARAMETER	SYMBOL	TEST CON	IDITIONS	MIN.	TYP.	MAX.	UNIT
SCK cycle time	tkcy4	V _{DD} = 4.5 to 6.0 V	V _{DD} = 4.5 to 6.0 V				ns
SCK Cycle time	LKCY4			3200			ns
SCK high and low level	tKL4	V _{DD} = 4.5 to 6.0 V		400			ns
widths	t кн4			1600			ns
SB0 and SB1 setup time (to SCK1)	tsik4			100			ns
SB0 and SB1 hold time (from SCK↑)	t KSI4			tксүз/2			ns
SB0 and SB1 output	tkso4	R _L = 1 k Ω, C _L = 100 pF*	V _{DD} = 4.5 to 6.0 V	0		300	ns
delay time from SCK↓	tK504	nl = 1 k Ω, Cl = 100 pr		0		1000	ns
SB0, SB1↓ from SCK↑	tкsв		,	t KCY4			ns
SCK from SB0, SB1↓	tsвк			tKCY4			ns
SB0 and SB1 low-level widths	t sbl			tKCY4			ns
SB0 and SB1 high-level widths	tsвн			tKCY4			ns


* R_L and C_L are SO output line load resistance and load capacitance, respectively.




AC Timing Test Points (Except X1 and XT1 Inputs)




Clock Timing






TI0 Timing






Serial Transfer Timing

3-wire serial I/O mode:




2-wire serial I/O mode:






Serial Transfer Timing


Bus release signal transfer:




Command signal transfer:



Interrupt Input Timing



RESET Input Timing






DATA MEMORY STOP MODE LOW POWER SUPPLY VOLTAGE DATA RETENTION CHARACTERISTICS (Ta = -40 to +85 $^{\circ}$ C)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Data retention power supply voltage	VDDDR		2.0		6.0	V
Data retention power supply current *1	Idddr	V _{DDDR} = 2.0 V		0.1	10	μΑ
Release signal set time	t srel		0			μs
Oscillation stabilization wait	t	Release by RESET		217/fx		ms
time *2	t wait	Release by interrupt request		*3		ms

- * 1. Current to the internal pull-up resistor is not included.
 - 2. Oscillation stabilization wait time is time to stop CPU operation to prevent unstable operation upon oscillation start.
 - 3. According to the setting of the basic interval timer mode register (BTM) (see below).


BTM3	BTM2	BTM1	BTM0	Wait Time
BTIVIS BTIVIS BTIVIT		BIIVII	BTIVIO	(Values at fxx = 4.19 MHz in parentheses)
_	0	0	0	2 ²⁰ /fxx (approx. 250 ms)
_	0	1	1	2 ¹⁷ /fxx (approx. 31.3 ms)
_	1	0	1	2 ¹⁵ /fxx (approx. 7.82 ms)
_	1	1	1	2 ¹³ /fxx (approx. 1.95 ms)

Data Retention Timing (STOP Mode Release by RESET)





Data Retention Timing (Standby Release Signal: STOP Mode Release by Interrupt Signal)



DC PROGRAMMING CHARACTERISTICS (Ta = -25 to ± 5 °C, V_{DD} = 6.0 ± 0.25 V, V_{PP} = 12.5 ± 0.3 V, V_{SS} = 0 V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input voltage high	V _{IH1}	Except X1, X2	0.7 V _{DD}		V _{DD}	V
Input voltage high	V _{IH2}	X1, X2	V _{DD} -0.5		V _{DD}	V
Innut valtage law	V _{IL1}	Except X1, X2	0		0.3 V _{DD}	V
Input voltage low	VIL2	X1, X2	0		0.4	V
Input leakage current	lu	VIN = VIL OR VIH			10	μΑ
Output voltage high	Vон	Іон = −1mA	V _{DD} -1.0			V
Output voltage low	Vol	loL = 1.6 mA			0.4	V
V _{DD} power supply current	IDD				30	mA
VPP power supply current	Ірр	MD0 = V _{IL} , MD1 = V _{IH}			30	mA

Note 1. VPP including overshoot should not exceed +13.5 V.

2. V_{DD} should be applied before V_{PP} and should be cut after V_{PP} .




AC PROGRAMMING CHARACTERISTICS (Ta = 25 to ± 5 °C, V_{DD} = 6.0 ± 0.25 V, V_{PP} = 12.5 ± 0.3 V, V_{SS} = 0 V)

PARAMETER	SYMBOL	*1	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Address setup time*2 (to MD0 ↓)	tas	tas		2			μs
MD1 setup time (to MD0 ↓)	t _{M1} s	toes		2			μs
Data setup time (to MD0 ↓)	tos	tos		2			μs
Address hold time*2 (from MD0 ↑)	tан	t ah		2			μs
Data hold time (to MD0 ↑)	tон	t DH		2			μs
Data output float delay time from MD0 ↑	tor	t DF		0		130	ns
V _{PP} setup time (to MD3 ↑)	tvps	tvps		2			μs
V _{DD} setup time (to MD3 ↑)	tvds	tvcs		2			μs
Initial program pulse width	t PW	tpw		0.95	1.0	1.05	ms
Additional program pulse width	topw	topw		0.95		21.0	ms
MD1 setup time (to MD1 ↑)	tmos	tces		2			μs
Data output delay time from MD0 \downarrow	tov	t _{DV}	MD0 = MD1 = VIL			1	μs
MD1 hold time (from MD0 ↑)	t _{м1} н	t oeh	t t > 50 up	2			μs
MD1 recovery time (from MD0 \downarrow)	t _{M1R}	tor	tm1H + tm1R ≥ 50 μs	2			μs
Program counter reset time	t PCR	_		10			μs
X1 input high/low level width	txH, txL	_		0.125			μs
X1 input frequency	fx	_				4.19	MHz
Initial mode set time	tı	_		2			μs
MD3 setup time (to MD1 1)	tмзs	_		2			μs
MD3 hold time (from MD1 \downarrow)	tмзн	-		2			μs
MD3 setup time (to MD0 ↓)	tмзsr	-	When reading program memory	2			μs
Data output delay time from address*2	tDAD	tacc	When reading program memory			2	μs
Data output hold time from address*2	thad	tон	When reading program memory	0		130	ns
MD3 hold time (from MD0 ↑)	tмзня	_	When reading program memory	2			μs
Data output float delay time from MD3 \downarrow	t DFR	_	When reading program memory			2	μs


- * 1. Symbol of the corresponding μ PD27C256A.
 - 2. The internal address signal is incremented (+1) at the rising edge of the fourth X1 input. The signal is not connected to pins.



Program Memory Write Timing




Program Memory Read Timing





6. PACKAGE INFORMATION

80 PIN PLASTIC QFP (14×20)



P80GF-80-3B9-2

detail of lead end


NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
А	23.6±0.4	0.929±0.016
В	20.0±0.2	$0.795^{+0.009}_{-0.008}$
С	14.0±0.2	$0.551^{+0.009}_{-0.008}$
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	0.8	0.031
Н	0.35±0.10	$0.014^{+0.004}_{-0.005}$
I	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
K	1.8±0.2	0.071+0.008
L	0.8±0.2	0.031+0.009
М	0.15 ^{+0.10} _{-0.05}	$0.006^{+0.004}_{-0.003}$
N	0.15	0.006
Р	2.7	0.106
Q	0.1±0.1	0.004±0.004
S	3.0 MAX.	0.119 MAX.



80 PIN CERAMIC WQFN



NOTE

Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at maximum material condition.

X80KW-80A-1

ITEM	MILLIMETERS	INCHES
А	20.0±0.4	0.787 ^{+0.017} _{-0.016}
В	19.0	0.748
С	13.2	0.520
D	14.2±0.4	0.559±0.016
Е	1.64	0.065
F	2.14	0.084
G	4.064 MAX.	0.160 MAX.
Н	0.51±0.10	0.020±0.004
I	0.08	0.003
J	0.8 (T.P.)	0.031 (T.P.)
K	1.0±0.2	$0.039^{+0.009}_{-0.008}$
Q	C 0.5	C 0.020
R	0.8	0.031
S	1.1	0.043
Т	R 3.0	R 0.118
U	12.0	0.472
W	0.75±0.2	$0.030^{+0.008}_{-0.009}$



7. RECOMMENDED SOLDERING CONDITIONS

The μ PD75P316A should be soldered and mounted under the conditions recommended in the table below. For detail of recommended soldering conditions, refer to the information document "Semiconductor Device Mount Manual" (IEI-1207).

For soldering methods and conditions other than those recommended below, contact our salesman.

Table 7-1 Surface Mounting Type Soldering Conditions

 μ PD75P316AGF-3B9 : 80-pin plastic QFP (14 imes 20 mm)

Solderring Method	Solderring Conditions	Recommended Condition Symbol
Wave soldering	Solder bath temperature: 260 °C or below. , Duration: 10 sec. max. Number of times: Once, Time limit: 7 days*(thereafter 20 hours prebaking required at 125 °C)	WS60-207-1
Infrared reflow	Package peak temperature: 230 °C, Duration: 30 sec. max. (at 210 °C or above), Number of times: Once, Time limit: 7 days*(thereafter 20 hours prebaking required at 125 °C)	IR30-207-1
VPS	Package peak temperature: 215 °C, Duration: 40 sec. max. (at 200 °C or above), Number of times: Once, Time limit: 7 days* (thereafter 20 hours prebaking required at 125 °C)	VP15-207-1
Pin part heating	Pin part temperature: 300 °C or below , Duration: 3 sec. max. (per device side)	

^{*} For the storage period after dry-pack decapsulation, storage conditions are max. 25 °C, 65 % RH.

Note Use more than one soldering method should be avoided (except in the case of pin part heating).

For Your Information -

Products to improve the recommended soldering conditions are available.

(Improvements : Extension of the infrared reflow peak temperature to 235 $^{\circ}$ C, doubled frequency, increased life, etc.)

For further details, consult our sales personnel.



APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for system development using the μ PD75P316A.

	IE-75000-R* 1 IE-75001-R		In-circuit emulator for use with the 75X series
	IE-75000-R-EM*2		Emulation board for use with the IE-75000-R and the IE-75001-R
Hardware	EP-75308GF-R		Emulation probe for use with the μPD75P308GF 80-pin conversion socket EV-9200G-80
arc		EV-9200G-80	included
=	PG-1500		PROM programmer
	PA-75P308GF		Connect to PG-1500 with PROM programmer adapter for use with the μ PD75P308GF
	PA-75P308K		Connect to PG-1500 with PROM programmer adapter for use wtih the μ PD75P308K
<u>e</u>	IE-control program		Host machine
oftware	PG-1500 controller		• PC-9800 series (MS-DOS™ Ver. 3.30 to Ver.5.00A *3)
So	RA75X relocatable assembler		• IBM PC/AT™ (PC DOS™ Ver. 3.1)

- * 1. Maintenance product
 - 2. Not a built-in component in the IE-75001-R
 - 3. Ver. 5.00/5.00A has a task swaping function, which cannot be used with this software.

Remarks Refer to the 75X Series Selection Guide (IF-151) for third-party development tools.



APPENDIX B. RELATED DOCUMENTS

Device Related Documents

Document Name	Document Number
User's Manual	IEM-5016
Instruction Application Table	IEM-994
75X Series Selection Guide	IF-151

Development Tools Documents

Document Name			Document Number
	IE-75000-R/IE-75001-R User's Manual		EEU-846
Hardware	IE-75000-R-EM User's Manual		EEU-673
Hard	EP-75308GF-R User's Manual		EEU-689
	PG-1500 User's Manual		EEU-651
re	DATEV Assessbler Posterio Heart Manual	Operation Volume	EEU-731
Software	RA75X Assembler Package User's Manual	Language Volume	EEU-730
So	PG-1500 Controller User's Manual		EEU-704

Other Documents

Document Name	Document Number
Package Manual	IEI-635
Surface Mount Technology Manual	IEI-1207
Quality Grade on NEC Semiconductor Devices	IEI-1209
NEC Semiconductor Device Reliability & Quality Control	IEM-5068
Electrostatic Discharge (ESD) Test	MEM-539
Semiconductor Devices Quality Guide Guarantee Guide	MEI-603
Microcomputer Related Products Guide Other Other Manufacturers Volume	MEI-604

Note The information in these related documents is subject to change without notice. For design purpose, etc., check if your documents are the latest ones and be sure to use the latest ones.

NEC

NEC μ PD75P316A

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation

Standard: Computer, Office equipment, Communication equipment, Test and Measurement equipment,

Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.

Special : Automotive and Transportation equipment, Traffic control systems, Antidisaster systems,

Anticrime systems, etc.

M4 92.6

MS-DOS is a trademark of MicroSoft Corporation. PC DOS and PC/AT are trademarks of IBM Corporation.