




FEATURES

- Power Supply range 3.1V to 3.6V
- Fast access time : 12/15 ns (max.)
- Low operating power consumption : 60 mA (typical)
- All inputs and outputs TTL compatible
- Fully static operation
- Three state outputs
- Package : 32-pin 300 mil skinny PDIP
32-pin 300 mil SOJ
32-pin 8 x 20mm TSOP-1
32-pin 8 x 13.4mm STSOP

FUNCTIONAL BLOCK DIAGRAM




GENERAL DESCRIPTION

The UT61L1024 is a 1,048,576-bit high-speed CMOS static random access memory organized as 131,072 words by 8 bits. It is fabricated using high performance, high reliability CMOS technology.

The UT61L1024 is designed for high-speed system applications. It is particularly suited for use in high-density high-speed system applications.


The UT61L1024 operates from a single 3.3V power supply and all inputs and outputs are fully TTL compatible.

PIN CONFIGURATION



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A16	Address Inputs
I/O1 - I/O8	Data Inputs/Outputs
CE#1,CE2#	Chip enable 1,2 Inputs
WE#	Write Enable Input
OE#	Output Enable Input
V _{CC}	Power Supply
V _{SS}	Ground
NC	No Connection





ABSOLUTE MAXIMUM RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Terminal Voltage with Respect to Vss	VTERM	-0.5 to +4.5	V
Operating Temperature	TA	0 to +70	°C
Storage Temperature	TSTG	-65 to +150	°C
Power Dissipation	Pd	1	W
DC Output Current	IOUT	50	mA
Soldering Temperature (under 10 sec)	Tsolder	260	°C

*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

TRUTH TABLE

MODE	CE1#	CE2	OE#	WE#	I/O OPERATION	SUPPLY CURRENT
Standby	H	X	X	X	High - Z	ISB,ISB1
Standby	X	L	X	X	High -Z	ISB,ISB1
Output Disable	L	H	H	H	High - Z	ICC
Read	L	H	L	H	DOUT	ICC
Write	L	H	X	L	DIN	ICC

Note: H = VIH, L=VIL, X = Don't care.

DC ELECTRICAL CHARACTERISTICS (VCC = 3.1~3.6V, TA = 0°C to 70°C)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	MAX.	UNIT	
Input High Voltage	VIH		2.0	VCC+0.5	V	
Input Low Voltage	VIL		- 0.5	0.6	V	
Input Leakage Current	ILI	VSS ≤ VIN ≤ VCC	- 1	1	μA	
Output Leakage Current	ILO	VSS ≤ VI/O ≤ VCC CE1# = VIH or CE2 = VIL or OE# = VIH or WE# = VIL	- 1	1	μA	
Output High Voltage	VOH	IOH = - 4mA	2.4	-	V	
Output Low Voltage	VOL	IOL = 8mA	-	0.4	V	
Operating Power Supply Current	ICC	CE1# = VIL , CE2 = VIH I/O = 0mA , Cycle=Min.	- 12	-	100	mA
			- 15	-	90	mA
Standby Power Supply Current	ISB	CE1# = VIH or CE2 = VIL	-	20	mA	
	ISB1	CE1# ≥ VCC-0.2V or CE2 ≤ 0.2V	-	3	mA	

**CAPACITANCE** (TA=25°C, f=1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Input Capacitance	CIN	-	8	pF
Input/Output Capacitance	CI/O	-	10	pF

Note : These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	5ns
Input and Output Timing Reference Levels	1.5V
Output Load	C _L =30pF, I _{OH} /I _{OL} =-4mA/8mA

AC ELECTRICAL CHARACTERISTICS (VCC = 3.1~3.6V, TA = 0°C to 70°C)**(1) READ CYCLE**

PARAMETER	SYMBOL	UT61L1024-12		UT61L1024-15		UNIT
		MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	t _{RC}	12	-	15	-	ns
Address Access Time	t _{AA}	-	12	-	15	ns
Chip Enable Access Time	t _{ACE1} , t _{ACE1}	-	12	-	15	ns
Output Enable Access Time	t _{OE}	-	6	-	7	ns
Chip Enable to Output in Low Z	t _{CLZ1*} , t _{CLZ2*}	3	-	4	-	ns
Output Enable to Output in Low Z	t _{OLZ*}	0	-	0	-	ns
Chip Disable to Output in High Z	t _{CHZ1*} , t _{CHZ2*}	-	6	-	7	ns
Output Disable to Output in High Z	t _{OHZ*}	-	6	-	7	ns
Output Hold from Address Change	t _{OH}	3	-	3	-	ns


(2) WRITE CYCLE

PARAMETER	SYMBOL	UT61L1024-12		UT61L1024-15		UNIT
		MIN.	MAX.	MIN.	MAX.	
Write Cycle Time	t _{WC}	12	-	15	-	ns
Address Valid to End of Write	t _{AW}	10	-	12	-	ns
Chip Enable to End of Write	t _{CW1} , t _{CW2}	10	-	12	-	ns
Address Set-up Time	t _{AS}	0	-	0	-	ns
Write Pulse Width	t _{WP}	9	-	10	-	ns
Write Recovery Time	t _{WR}	0	-	0	-	ns
Data to Write Time Overlap	t _{DW}	7	-	8	-	ns
Data Hold from End of Write Time	t _{DH}	0	-	0	-	ns
Output Active from End of Write	t _{OW*}	3	-	4	-	ns
Write to Output in High Z	t _{WHZ*}	-	7	-	8	ns


*These parameters are guaranteed by device characterization, but not production tested.



WRITE CYCLE 1 (WE# Controlled) (1,2,3,5)



WRITE CYCLE 2 (CE1# and CE2 Controlled) (1,2,5)




Notes :

1. WE# or CE# must be HIGH during all address transitions.
2. A write occurs during the overlap of a low CE# and a low WE#.
3. During a WE# controlled with write cycle with OE# LOW, t_{WP} must be greater than $t_{WHZ} + t_{DW}$ to allow the drivers to turn off and data to be placed on the bus.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the CE# LOW transition occurs simultaneously with or after WE# LOW transition, the outputs remain in a high impedance state.
6. t_{OW} and t_{WHZ} are specified with $C_L = 5pF$. Transition is measured $\pm 500mV$ from steady state.



PACKAGE OUTLINE DIMENSION

32 PIN P-DIP (300MIL) PACKAGE OUTLINE DIMENSION





SYMBOL \ UNIT	INCH(BASE)	MM(REF)
A	0.130 ±0.005	3.302 ±0.127
A1	0.015(MIN)	0.381 (MIN)
B	0.018 ±0.004	0.457 ±0.102
B1	0.050 ±0.008	1.270 ±0.203
c	0.010 ±0.004	0.254 ±0.102
D	1.600 ±0.005	40.640 ±0.127
E	0.315 ±0.010	8.001 ±0.254
E1	0.288 ±0.004	7.315 ±0.102
e1	0.100 TYP	2.540 TYP
eB	0.350 ±0.020	8.890 ±0.508
L	0.125 (MIN)	3.175 (MIN)
Q1	0.060 ±0.005	1.524 ±0.127
lc	0°~10°	0°~10°






32PIN SOJ PACKAGE OUTLINE DIMENSION



SYMBOL \ UNIT	INCH(BASE)	MM(REF)
A	0.148 (MAX)	3.759 (MAX)
A1	0.026 (MIN)	0.660 (MIN)
A2	0.100 ±0.005	2.540 ±0.127
B	0.018 (TYP)	0.457(TYP)
B1	0.028 (TYP)	0.711 (TYP)
C	0.010 (TYP)	0.254 (TYP)
D	0.830 (MAX)	21.082 (MAX)
E	0.335 (TYP)	8.509 (TYP)
E1	0.300 ±0.005	7.620 ±0.127
e	0.050 (TYP)	1.270 (TYP)
L	0.086 ±0.010	2.184 ±0.254
y	0.003 (MAX)	0.076 (MAX)








32PIN TSOP-I PACKAGE OUTLINE DIMENSION



SYMBOL	UNIT	
	INCH(BASE)	MM(REF)
A	0.047 (MAX)	1.20 (MAX)
A1	0.004 ±0.002	0.10 ±0.05
A2	0.039 ±0.002	1.00 ±0.05
b	0.008 + 0.002 - 0.001	0.20 + 0.05 - 0.03
c	0.005 (TYP)	0.127 (TYP)
D	0.724 ±0.004	18.40 ±0.10
E	0.315 ±0.004	8.00 ±0.10
e	0.020 (TYP)	0.50 (TYP)
HD	0.787 ±0.008	20.00 ±0.20
L	0.0197 ±0.004	0.50 ±0.10
L1	0.0315 ±0.004	0.08 ±0.10
y	0.003 (MAX)	0.076 (MAX)
θ	0°~5°	0°~5°



32 pin 8mm x 13.4mm STSOP PACKAGE OUTLINE DIMENSION



SYMBOL	UNIT	INCH(BASE)	MM(REF)
A		1.20(Max.)	0.047(Max.)
A1		0.10 ± 0.05	0.004 ± 0.002
A2		1.00 ± 0.05	0.039 ± 0.002
b		0.20(typ.)	0.006(typ.)
c		0.15(typ.)	0.006(typ.)
D		13.40 ± 0.20	0.526 ± 0.006
Db		11.80 ± 0.10	0.465 ± 0.004
E		8.000 ± 0.10	0.315 ± 0.004
e		0.50(typ.)	0.020(typ.)
L		0.50 ± 0.10	0.020 ± 0.004
L1		0.80 ± 0.10	0.0315 ± 0.004
y		0.08(Max.)	0.003(Max.)
e		0°~5°	0°~5°

Note :

E dimension is not including end flash.
The total of both sides' end flash is not above 0.3mm.



UTRON

UT61L1024

Rev 1.2

128K X 8 BIT HIGH SPEED CMOS SRAM

ORDERING INFORMATION

PART NO.	ACCESS TIME (ns)	PACKAGE
UT61L1024KC-12	12	32PIN SKINNY PDIP
UT61L1024KC-15	15	32PIN SKINNY PDIP
UT61L1024JC-12	12	32PIN SOJ
UT61L1024JC-15	15	32PIN SOJ
UT61L1024LC-12	12	32PIN TSOP-1
UT61L1024LC-15	15	32PIN TSOP-1