

RF1K49086

3.5A, 30V, Avalanche Rated, Dual N-Channel LittleFET™ Enhancement Mode Power MOSFET

January 1997

Features

- 3.5A, 30V
- r_{DS(ON)} = 0.060Ω
- Temperature Compensating PSPICE Model
- Peak Current vs Pulse Width Curve
- UIS Rating Curve

Ordering Information

PART NUMBER	PACKAGE	BRAND			
RF1K49086	MS-012AA	RF1K49086			


NOTE: When ordering, use the entire part number. For ordering in tape and reel, add the suffix 96 to the part number, i.e. RF1K4908696.

Description

The RF1K49086 Dual N-Channel power MOSFET is manufactured using an advanced MegaFET process. This process, which uses feature sizes approaching those of LSI integrated circuits, gives optimum utilization of silicon, resulting in outstanding performance. It is designed for use in applications such as switching regulators, switching converters, motor drivers, relay drivers, and low voltage bus switches. This device can be operated directly from integrated circuits.


Formerly developmental type TA49086.

Symbol



Packaging

JEDEC MS-012AA



LittleFET™ is a trademark of Harris Corporation

5-57

RF1K49086

Absolute Maximum Ratings $T_A = 25^{\circ}C$ Unless Otherwise Specified RF1K49086 UNITS 30 30 V ±20 ٧ **Drain Current** Pulsed......I_{DM} Refer to Peak Current Curve Refer to UIS Curve Power Dissipation Derate Above 25°C..... 0.016 W/oC οС -55 to 150 οС 260


CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Electrical Specifications $T_A = 25^{\circ}C$, Unless Otherwise Specified

PARAMETERS	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV _{DSS}	$I_D = 250 \mu A, V_{GS} = 0 V$		30	-	-	V
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$		1	-	3	V
Zero Gate Voltage Drain Current	IDSS	V _{DS} = 30V, V _{GS} = 0V	$T_A = 25^{\circ}C$	-	-	1	μΑ
			$T_A = 150^{\circ}C$	-	-	50	μА
Gate to Source Leakage Current	I _{GSS}	$V_{GS} = \pm 20V$		-	-	100	nA
On Resistance	r _{DS(ON)}	I _D = 3.5A	V _{GS} = 10V	-	-	0.060	Ω
			V _{GS} = 4.5V	-	-	0.132	Ω
Turn-On Time	t _{ON}	V_{DD} = 15V, I_{D} = 3.5A, R_{L} = 4.29 Ω , V_{GS} = 10V, R_{GS} = 25 Ω		-	-	50	ns
Turn-On Delay Time	t _{d(ON)}			-	10	-	ns
Rise Time	t _r		-	30	-	ns	
Turn-Off Delay Time	t _{d(OFF)}			-	60	-	ns
Fall Time	t _f			-	45	-	ns
Turn-Off Time	t _{OFF}			-	-	130	ns
Total Gate Charge	Q _{g(TOT)}	$V_{GS} = 0V \text{ to } 20V$		-	35	45	nC
Gate Charge at 10V	Q _{g(10)}	V _{GS} = 0V to 10V	$I_D = 3.5A,$ $R_L = 6.86\Omega$	-	13	17	nC
Threshold Gate Charge	Q _{g(TH)}	$V_{GS} = 0V \text{ to } 2V$		-	2.3	2.9	nC
Input Capacitance	C _{ISS}	$V_{DS} = 25V, V_{GS} = 0V,$ f = 1MHz		-	575	-	pF
Output Capacitance	C _{OSS}			-	275	-	pF
Reverse Transfer Capacitance	C _{RSS}		-	100	-	pF	
Thermal Resistance Junction-to-Ambient	$R_{ hetaJA}$	Pulse Width = 1s Device mounted on FR-4 material		-	-	62.5	°C/W

Source to Drain Diode Ratings and Specifications

PARAMETERS	SYMBOL	DL TEST CONDITIONS		TYP	MAX	UNITS
Forward Voltage	V _{SD}	I _{SD} = 3.5A	-	-	1.25	V
Reverse Recovery Time	t _{rr}	$I_{SD} = 3.5A$, $dI_{SD}/dt = 100A/\mu s$	-	-	45	ns







FIGURE 1. NORMALIZED POWER DISSIPATION VS TEMPERATURE DERATING CURVE

FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs TEMPERATURE







FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE

FIGURE 4. FORWARD BIAS SAFE OPERATING AREA








FIGURE 5. PEAK CURRENT CAPABILITY

NOTE: Refer to Harris Application Notes AN9321 and AN9322. FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY



Typical Performance Curves (Continued)







FIGURE 13. CAPACITANCE vs VOLTAGE

NOTE: Refer to Harris Application Notes AN7254 and AN7260.

FIGURE 14. NORMALIZED SWITCHING WAVEFORMS FOR CONSTANT GATE CURRENT

Test Circuits and Waveforms



BV_{DSS}


V_{DS}

V_{DD}

V_{DD}

FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT

FIGURE 16. UNCLAMPED ENERGY WAVEFORMS






FIGURE 17. RESISTIVE SWITCHING TEST CIRCUIT

FIGURE 18. RESISTIVE SWITCHING WAVEFORMS

Soldering Precautions

RF1K49086

The soldering process creates a considerable thermal stress on any semiconductor component. The melting temperature of solder is higher than the maximum rated temperature of the device. The amount of time the device is heated to a high temperature should be minimized to assure device reliability. Therefore, the following precautions should always be observed in order to minimize the thermal stress to which the devices are subjected.

- 1. Always preheat the device.
- The delta temperature between the preheat and soldering should always be less than 100°C. Failure to preheat the device can result in excessive thermal stress which can damage the device.
- 3. The maximum temperature gradient should be less than 5°C per second when changing from preheating to soldering.

- The peak temperature in the soldering process should be at least 30°C higher than the melting point of the solder chosen.
- The maximum soldering temperature and time must not exceed 260°C for 10 seconds on the leads and case of the device.
- After soldering is complete, the device should be allowed to cool naturally for at least three minutes, as forced cooling will increase the temperature gradient and may result in latent failure due to mechanical stress.
- During cooling, mechanical stress or shock should be avoided.

Temperature Compensated PSPICE Model for the RF1K49086 SUBCKT RF1K49086 213; rev 12/15/94 CA 12 8 1.75e-9 DPLCAP CB 15 14 1.80e-9 DRAIN LDRAIN 10 CIN 6 8 1.20e-9 DBODY 7 5 DBDMOD DBREAK DBREAK 5 11 DBKMOD **RDRAIN** DPLCAP 10 5 DPLCAPMOD EBREAK 11 7 17 18 33.29 DBODY EDS 14 8 5 8 1 **EBREAK** ESG (EGS 13 8 6 8 1 16 VTO + ESG 6 10 6 8 1 MOS2 EVTO 20 6 18 8 1 **EVTO** GATE 20 -MOS1 IT 8 17 1 LGATE RGATE CIN RIN **≨** LDRAIN 2 5 1e-9 LSOURCE **RSOURCE** LGATE 1 9 1.233e-9 8 LSOURCE 3 7 0.452e-9 SOURCE MOS1 16 6 8 8 MOSMOD M = 0.99 S2A S1A RBREAK MOS2 16 21 8 8 MOSMOD M = 0.01 17 18 RBREAK 17 18 RBKMOD 1 S₂B **≯**RVTO RDRAIN 5 16 RDSMOD 1e-4 13 19 RGATE 9 20 1.83 СВ CA IT RIN 6 8 1e9 VBAT RSOURCE 8 7 RDSMOD 13.5e-3 **EGS EDS** RVTO 18 19 RVTOMOD 1 S1A 6 12 13 8 S1AMOD S1B 13 12 13 8 S1BMOD S2A 6 15 14 13 S2AMOD S2B 13 15 14 13 S2BMOD VBAT 8 19 DC 1 VTO 21 6 0.1 .MODEL DBDMOD D (IS = 2.50e-13 RS = 1.35e-2 TRS1 = 4.31e-5 TRS2 = 2.15e-5 CJO = 9.33e-10 TT = 2.08e-8) .MODEL DBKMOD D (RS = 1.14 TRS1 = 2.23e-3 TRS2 = -8.91e-6) .MODEL DPLCAPMOD D (CJO = 7.99e-10 IS = 1e-30 N = 10) .MODEL MOSMOD NMOS (VTO = 2.15 KP = 6.25 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u) .MODEL RBKMOD RES (TC1 = 7.74e-4 TC2 = 1.13e-6) .MODEL RDSMOD RES (TC1 = 4.5e-3 TC2 = -7.45e-7) .MODEL RVTOMOD RES (TC1 = -4.16e-3 TC2 = 2.16e-6) .MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -7.15 VOFF= -5.15) .MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -5.15 VOFF= -7.15) .MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -2.6 VOFF= 2.4) .MODEL S2BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 2.4 VOFF= -2.6) .ENDS NOTE: For further discussion of the PSPICE model, consult A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options; IEEE Power Electronics Specialist Conference Records, 1991.