



Integrated Device Technology, Inc.

128K X 8 CMOS STATIC RAM MODULE

IDT8M824S

FEATURES:

- High-density 1 megabit (128K x 8) CMOS static RAM module
- High-speed
 - Military: 35ns (max.)
 - Commercial: 25ns (max.)
- Low power consumption
 - Active: less than 550mW (typ.)
 - Standby: less than 20mW (typ.)
- Offered in the JEDEC standard 32-pin, 600 mil wide ceramic sidebraze DIP
- Single 5V ($\pm 10\%$) power supply
- Inputs and outputs directly TTL-compatible

DESCRIPTION:

The IDT8M824S is a 128K x 8 high-speed CMOS static RAM constructed on a co-fired ceramic substrate using four 32K x 8 static RAMs and a FCT139 decoder in leadless chip carriers. Functional equivalence to monolithic one megabit static RAMs is achieved by utilization of an on board decoder that interprets the higher order address A15 and A16 to select one of the four 32K x 8 RAMs. Extremely fast speeds can be achieved with this technique due to use of 256K static RAMs and the decoder fabricated in IDT's high-performance, high-reliability CEMOS technology.


The IDT8M824S is available with maximum access times as fast as 25ns for commercial temperature range, with maximum power consumption of 2.5 watts. The module offers a full standby mode of 440mW (max.).

The IDT8M824S is offered in a 32-pin, 600 mil center sidebraze DIP, adhering to JEDEC standards for one megabit monolithic pinouts.


All inputs and outputs of the IDT8M824S are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation.

All IDT military module semiconductor components are manufactured in compliance to the latest revision of MIL-STD-883, Class B, making them ideally suited to applications demanding the highest level of performance and reliability.

PIN CONFIGURATION (1)



FUNCTIONAL BLOCK DIAGRAM



PIN NAMES

Pin Name	Description
A0-16	Addresses
I/O1-8	Data Input/Output
CS	Chip Select
VCC	Power
WE	Write Enable
OE	Output Enable
GND	Ground

NOTE:

1. For module dimensions, please refer to module drawing M6 and M7 in the packaging section.

2656 tfr 01

8

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1990

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias Storage	-55 to +125	-65 to +135	°C
TSTG	Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	50	50	mA

NOTE:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:
1. V_{IL} (min.) = -3.0V for pulse width less than 20ns.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	VCC
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

DC ELECTRICAL CHARACTERISTICS

(VCC = 5V ± 10%, TA = -55°C to +125°C and 0°C to +70°C)

Symbol	Parameter	Test Conditions	Min.	IDT8M824S			Unit
				Typ. ⁽¹⁾	Max. ⁽²⁾	Max. ⁽³⁾	
I _{LI}	Input Leakage Current	VCC = Max. VIN = GND to VCC	—	—	20	40	µA
I _{LO}	Output Leakage Current	VCC = Max. CS = VIH, VOUT = GND to VCC	—	—	20	40	µA
I _{CC}	Dynamic Operating Current	VCC = Max., CS = VIL, f = fMAX, Output Open	—	150	450	265	mA
I _{SB}	Standby Supply Current	VCC = MAX, CS = VIH f = fmax, Outputs open	—	10	280	85	mA
I _{SB1}	Full Standby Supply Current	CS ≥ VCC - 0.2V VIN > VCC - 0.2V or < 0.2V	—	10	80	80	mA
V _{OL}	Output Low Voltage	VCC = Min. IOL = 8mA	—	—	0.4	0.4	V
V _{OH}	Output High Voltage	VCC = Min. IOH = -4mA	2.4	—	—	—	V

NOTES:
1. VCC = 5V, TA = +25°C.
2. tAA = 25ns.
3. tAA = 30, 35, 40, 45, 50, 60, 70, 85, 100ns.

AC TEST CONDITIONS

In Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load
(for tCLZ1,2, tOLZ, tCHZ1,2, tOHZ,
tLOW, tWHZ)

* Including scope and jig.

AC ELECTRICAL CHARACTERISTICS

(VCC = 5V ± 10%, TA = -55°C to +125°C or 0°C to +70°C)

Symbol	Parameter	8M824S25 (Com'l. Only)		8M824S30 (Com'l. Only)		8M824S35		8M824S40		8M824S45		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle												
tRC	Read Cycle Time	25	—	30	—	35	—	40	—	45	—	ns
tAA	Address Access Time	—	25	—	30	—	35	—	40	—	45	ns
tACS	Chip Select Access Time	—	25	—	30	—	35	—	40	—	45	ns
tCLZ1,2(1)	Chip Select to Output in Low Z	5	—	5	—	5	—	5	—	5	—	ns
tOE	Output Enable to Output Valid	—	10	—	11	—	13	—	25	—	25	ns
tOLZ(1)	Output Enable to Output in Low Z	2	—	2	—	2	—	5	—	5	—	ns
tCHZ(1)	Chip Select to Output in High Z	—	15	—	16	—	20	—	20	—	20	ns
tOHZ(1)	Output Disable to Output in High Z	—	8	—	10	—	15	—	20	—	20	ns
tOH	Output Hold from Address Change	5	—	5	—	5	—	5	—	5	—	ns
tPU(1)	Chip Select to Power-Up Time	0	—	0	—	0	—	0	—	0	—	ns
tPD(1)	Chip Deselect to Power-Down Time	—	25	—	30	—	35	—	40	—	45	ns
Write Cycle												
tWC	Write Cycle Time	25	—	30	—	35	—	40	—	45	—	ns
tCW	Chip Select to End of Write	20	—	25	—	30	—	35	—	40	—	ns
tAW	Address Valid to End of Write	20	—	25	—	30	—	35	—	40	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	5	—	5	—	ns
tWP	Write Pulse Width	15	—	20	—	23	—	30	—	35	—	ns
tWR	Write Recovery Time	0	—	0	—	2	—	5	—	5	—	ns
tWHZ(1)	Write Enable to Output in High Z	—	10	—	11	—	15	—	15	—	15	ns
IDW	Data to Write Time Overlap	11	—	13	—	14	—	15	—	20	—	ns
IDH	Data Hold from Write Time	3	—	3	—	3	—	3	—	5	—	ns
tOW(1)	Output Active from End of Write	5	—	5	—	5	—	5	—	5	—	ns

2656 (d) 07

Symbol	Parameter	8M824S50		8M824S60 (Mil. Only)		8M824S70 (Mil. Only)		8M824S85 (Mil. Only)		8M824S100 (Mil. Only)		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle												
tRC	Read Cycle Time	50	—	60	—	70	—	85	—	100	—	ns
tAA	Address Access Time	—	50	—	60	—	70	—	85	—	100	ns
tACS	Chip Select Access Time	—	50	—	60	—	70	—	85	—	100	ns
tCLZ1,2(1)	Chip Select to Output in Low Z	5	—	5	—	5	—	5	—	5	—	ns
tOE	Output Enable to Output Valid	—	30	—	35	—	40	—	50	—	60	ns
tOLZ(1)	Output Enable to Output in Low Z	5	—	5	—	5	—	5	—	5	—	ns
tCHZ(1)	Chip Select to Output in High Z	—	20	—	25	—	30	—	35	—	40	ns
tOHZ(1)	Output Disable to Output in High Z	—	20	—	25	—	30	—	35	—	40	ns
tOH	Output Hold from Address Change	5	—	5	—	5	—	5	—	5	—	ns
tPU(1)	Chip Select to Power-Up Time	0	—	0	—	0	—	0	—	0	—	ns
tPD(1)	Chip Deselect to Power-Down Time	—	50	—	60	—	70	—	85	—	100	ns
Write Cycle												
tWC	Write Cycle Time	50	—	60	—	70	—	85	—	100	—	ns
tCW	Chip Select to End of Write	45	—	55	—	65	—	75	—	90	—	ns
tAW	Address Valid to End of Write	45	—	55	—	65	—	75	—	90	—	ns
tAS	Address Set-up Time	5	—	5	—	5	—	5	—	5	—	ns
tWP	Write Pulse Width	40	—	50	—	60	—	70	—	80	—	ns
tWR	Write Recovery Time	5	—	5	—	5	—	10	—	10	—	ns
tWHZ(1)	Write Enable to Output in High Z	—	20	—	25	—	30	—	35	—	40	ns
IDW	Data to Write Time Overlap	20	—	25	—	30	—	35	—	40	—	ns
IDH	Data Hold from Write Time	5	—	5	—	5	—	5	—	5	—	ns
tOW(1)	Output Active from End of Write	5	—	5	—	5	—	5	—	5	—	ns


2656 (d) 08

NOTE:

1. This parameter guaranteed by design but not tested.


8

TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾




TIMING WAVEFORM OF READ CYCLE NO. 2^(1,2,4)

2656 drw 04



2656 drw 05

TIMING WAVEFORM OF READ CYCLE NO. 3^(1,3,4)




2656 drw 06


NOTES:

1. \overline{WE} is High for Read Cycle.
2. Device is continuously selected, $\overline{CS} = V_{IL}$.
3. Address valid prior to or coincident with \overline{CS} transition low.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 200mV$ from steady state. This parameter guaranteed by design, but not tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (\overline{WE} CONTROLLED TIMING) (1,2,3,7)



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (\overline{CS} CONTROLLED TIMING) (1,2,3,5)



NOTES:

1. \overline{WE} or \overline{CS} must be high during all address transitions.
2. A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} .
3. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of the write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the \overline{CS} low transition occurs simultaneously with or after the \overline{WE} low transition, the outputs remain in the high impedance state.
6. Transition is measured $\pm 200\text{mV}$ from steady state with a 5pF load (including scope and jig). This parameter guaranteed by design, but not tested.
7. During a \overline{WE} controlled write cycle, write pulse ($t_{WP} > t_{WHZ} + t_{DW}$) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{OW} . If \overline{OE} is high during a \overline{WE} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP} .

