## FEATURES

Nonvolatile Memory Preset Maintains Wiper Settings
AD5231 Single, 1024 Position Resolution
AD5232 Dual, 256 Position Resolution
AD5233 Quad, 64 Position Resolution
10K, 50K, 100K Ohm Terminal Resistance
Linear or Log taper Settings
Increment/Decrement Commands, Push Button Command SPI Compatible Serial Data Input with Readback Function +3 to +5 V Single Supply or $\pm 2.5 \mathrm{~V}$ Dual Supply Operation User EEMEM nonvolatile memory for constant storage

## APPLICATIONS

Mechanical Potentiometer Replacement Instrumentation: Gain, Offset Adjustment Programmable Voltage to Current Conversion
Programmable Filters, Delays, Time Constants
Line Impedance Matching
Power Supply Adjustment
DIP Switch Setting

## GENERAL DESCRIPTION

The AD5231/AD5232/AD5233 family provides a single-/dual-/quad-channel, digitally controlled variable resistor (VR) with resolutions of 1024/256/64 positions respectively. These devices perform the same electronic adjustment function as a potentiometer or variable resistor. The AD523X's versatile programming via a Micro Controller allows multiple modes of operation and adjustment.
In the direct program mode a predetermined setting of the RDAC register can be loaded directly from the micro controller. Another key mode of operation allows the RDAC register to be refreshed with the setting previously stored in the EEMEM register. When changes are made to the RDAC register to establish a new wiper position, the value of the setting can be saved into the EEMEM by executing an EEMEM save operation. Once the settings are saved in the EEMEM register these values will be transferred automatically to the RDAC register to set the wiper position at system power ON. Such operation is enabled by the internal preset strobe and the preset can also be accessed externally.
The basic mode of adjustment is the increment and decrement command controlling the present setting of the Wiper position setting (RDAC) register. An internal scratch pad RDAC register can be moved UP or DOWN, one step of the nominal terminal resistance between terminals A-and-B. This linearly changes the wiper to $B$ terminal resistance ( $\mathrm{R}_{\mathrm{wB}}$ ) by one position segment of the device's end-to-end resistance ( $\mathrm{R}_{\mathrm{AB}}$ ). For exponential/logarithmic changes in wiper setting, a left/right shift command adjusts levels in $+/-6 \mathrm{~dB}$ steps, which can be useful for sound and light alarm applications.

The AD523X are available in the thin TSSOP package. All parts are guaranteed to operate over the extended industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## REV PrF, 22 MAR '01

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

## FUNCTIONAL BLOCK DIAGRAMS




One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A.
Tel: 781/329-4700
World Wide Web Site: http://www.analog.com Fax:617/326-8703 © Analog Devices, Inc., 1999

## AD5231/AD5232/AD5233-SPECIFICATIONS

ELECTRICAL CHARACTERISTICS 10K, 50K, 100K OHM VERSIONS $\left(\mathrm{V}_{\mathrm{DD}}=+3 \mathrm{~V}_{ \pm} 10 \%\right.$ or $+5 \mathrm{~V} \pm 10 \%$ and $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$,
$\mathrm{V}_{\mathrm{A}}=+\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$ unless otherwise noted.)

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS RHEOSTAT MODE <br> Resistor Differential Nonlinearity ${ }^{2}$ <br> Resistor Nonlinearity ${ }^{2}$ <br> Nominal resistor tolerance <br> Resistance Temperature Coefficent <br> Wiper Resistance <br> Wiper Resistance | Specificatio <br> R-DNL <br> R-INL <br> $\Delta R$ <br> $\mathrm{R}_{\mathrm{AB}} / \Delta \mathrm{T}$ <br> $\mathrm{R}_{\mathrm{W}}$ <br> $R_{W}$ | apply to all VRs $\begin{aligned} & R_{W B}, V_{A}=N C \\ & R_{W B}, V_{A}=N C \\ & T_{A}=25^{\circ} C, V_{A B}=V_{D D}, \text { Wiper }\left(V_{W}\right)=\text { No connect } \\ & V_{A B}=V_{D D}, \text { Wiper }\left(V_{W}\right)=\text { No Connect } \\ & I_{W}=1 \mathrm{~V} / R, V_{D D}=+5 \mathrm{~V} \\ & I_{W}=1 \mathrm{~V} / R, V_{D D}=+3 V \end{aligned}$ | $\begin{aligned} & -1 \\ & -1 \\ & -30 \end{aligned}$ | $\begin{gathered} \pm 1 / 4 \\ \pm 1 / 2 \\ \\ 500 \\ 50 \\ 200 \end{gathered}$ | $\begin{aligned} & +1 \\ & +1 \\ & 30 \\ & 100 \end{aligned}$ | $\begin{array}{r} \text { LSB } \\ \% \mathrm{FS} \\ \% \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \Omega \\ \Omega \end{array}$ |
| DC CHARACTERISTICS POTENTIOMETER <br> Resolution <br> Integral Nonlinearity ${ }^{3}$ <br> Differential Nonlinearity ${ }^{3}$ <br> Voltage Divider Temperature Coefficent <br> Full-Scale Error <br> Zero-Scale Error | DIVIDER MO <br> N <br> INL <br> DNL <br> $\Delta \mathrm{V}_{\mathrm{W}} / \Delta \mathrm{T}$ <br> $V_{\text {WFSE }}$ <br> $V_{\text {WZSE }}$ | Specifications apply to all VRs AD5231/AD5232/AD5233 $\begin{aligned} & \text { Code = Half-scale } \\ & \text { Code = Full-scale } \\ & \text { Code = Zero-scale } \end{aligned}$ | $\begin{gathered} 10 / 8 / 6 \\ -1 \\ -1 \\ -3 \\ 0 \end{gathered}$ | $\begin{gathered} \pm 1 / 2 \\ \pm 1 / 4 \\ 15 \end{gathered}$ | $\begin{aligned} & +1 \\ & +1 \\ & +0 \\ & +3 \end{aligned}$ | $\begin{array}{r} \text { Bits } \\ \% \text { FS } \\ \text { LSB } \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \% \mathrm{FS} \\ \% \mathrm{FS} \end{array}$ |
| RESISTOR TERMINALS <br> Voltage Range ${ }^{4}$ <br> Capacitance ${ }^{5} \mathrm{Ax}, \mathrm{Bx}$ <br> Capacitance ${ }^{5}$ Wx <br> Common-mode Leakage Current ${ }^{6}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{A}, \mathrm{~B}, \mathrm{~W}} \\ & \mathrm{C}_{\mathrm{A}, \mathrm{~B}} \\ & \mathrm{C}_{\mathrm{W}} \\ & \mathrm{I}_{\mathrm{CM}} \end{aligned}$ | $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, Code $=$ Half-scale $\mathrm{f}=1 \mathrm{MHz}$, measured to GND , Code $=$ Half-scale $V_{A}=V_{B}=V_{D D} / 2$ | Vss | $\begin{gathered} 45 \\ 60 \\ 0.01 \end{gathered}$ | $V_{D D}$ | V pF pF HA |
| DIGITAL INPUTS \& OUTPUTS <br> Input Logic High <br> Input Logic Low <br> Input Logic High <br> Input Logic Low <br> Output Logic High <br> Output Logic High <br> Output Logic Low <br> Input Current <br> Input Capacitance ${ }^{5}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \\ & \mathrm{~V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{OH}} \\ & \mathrm{~V}_{\mathrm{OH}} \\ & \mathrm{~V}_{\mathrm{OL}} \\ & \mathrm{I}_{\mathrm{IL}} \\ & \mathrm{c}_{\mathrm{l}} \end{aligned}$ | with respect to GND, VDD $=5 \mathrm{~V}$ <br> with respect to $\mathrm{GND}, \mathrm{VDD}=5 \mathrm{~V}$ <br> with respect to GND, VDD $=3 \mathrm{~V}$ <br> with respect to GND, VDD $=3 \mathrm{~V}$ <br> $R_{\text {pulu.up }}=2.2 \mathrm{~K} \Omega$ to +5 V <br> $\mathrm{I}_{\mathrm{OH}}=40 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{LOGIC}}=+5 \mathrm{~V}$ <br> $\mathrm{I}_{\mathrm{OL}}=1.6 \mathrm{~mA}, \mathrm{~V}_{\text {LOGIC }}=+5 \mathrm{~V}$ <br> $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ | $\begin{gathered} 2.4 \\ 2.1 \\ 4.9 \\ 4 \end{gathered}$ | 5 | $\begin{aligned} & 0.8 \\ & 0.6 \\ & \\ & 0.4 \\ & \pm 1 \end{aligned}$ | V <br> V <br> V <br> V <br> V <br> V <br> V <br> A <br> pF |
| POWER SUPPLIES <br> Single-Supply Power Range <br> Dual-Supply Power Range <br> Positive Supply Current <br> Programming Mode Current <br> Read Mode Current ${ }^{13}$ <br> Negative Supply Current <br> Power Dissipation ${ }^{7}$ <br> Power Supply Sensitivity | $V_{D D}$ <br> $V_{D O} N_{S S}$ <br> $I_{D D}$ <br> $I_{D(P G)}$ <br> $I_{\text {DD(READ) }}$ <br> $\mathrm{I}_{\mathrm{ss}}$ <br> PDISS <br> PSS | $\begin{aligned} & V_{S S}=0 V \\ & V_{I H}=V_{D D} \text { or } V_{I L}=G N D \\ & V_{I H}=V_{D D} \text { or } V_{I L}=G N D \\ & V_{I H}=V_{D D} \text { or } V_{I L}=G N D \\ & V_{I H}=V_{D D} \text { or } V_{I L}=G N D, V_{D D}=2.5 \mathrm{~V}, V_{S S}=-2.5 \mathrm{~V} \\ & V_{I H}=V_{D D} \text { or } V_{I L}=G N D \\ & \Delta V_{D D}=+5 V \pm 10 \% \end{aligned}$ | $\begin{gathered} 2.7 \\ \pm 2.25 \end{gathered}$ $0.9$ | $\begin{gathered} 2 \\ 35 \\ \\ 0.002 \end{gathered}$ | $\begin{gathered} 5.5 \\ \pm 2.75 \\ 20 \\ \\ 9 \\ 10 \\ 0.1 \\ 0.01 \end{gathered}$ | $V$ $V$ $\mu A$ $m A$ $m A$ $\mu A$ $m W$ $\%$ |
| DYNAMIC CHARACTERISTICS 5 ,8 <br> Bandwidth -3dB <br> Total Harmonic Distortion <br> $\mathrm{V}_{\mathrm{W}}$ Settling Time <br> Resistor Noise Voltage <br> Crosstalk ( $\mathrm{C}_{\mathrm{w}} / \mathrm{C}_{\mathrm{w}}$ ) | $\begin{aligned} & \mathrm{BW} \_10 \mathrm{~K} \\ & \mathrm{THD}_{\mathrm{W}} \\ & \mathrm{t}_{\mathrm{s}} \\ & \\ & \mathrm{e}_{\mathrm{N}^{\prime} \mathrm{WB}} \\ & \mathrm{C}_{\mathrm{T}} \end{aligned}$ | $\begin{aligned} & R=10 \mathrm{~K} \Omega \\ & V_{A}=1 V r m s, V_{B}=0 \mathrm{~V}, f=1 \mathrm{KHz} \\ & V_{A}=V_{D D}, V_{B}=0 \mathrm{~V}, 50 \% \text { of final value } \\ & F_{\text {or }} R_{A B}=10 \mathrm{~K} / 50 \mathrm{~K} / 100 \mathrm{~K} \\ & R_{W B}=5 \mathrm{~K} \Omega, f=1 \mathrm{KHz} \\ & V_{A}=V_{D D}, V_{B}=0 \mathrm{~V}, \text { Measure } V_{W} \text { with adjacent } \\ & \text { VR making full scale change } \end{aligned}$ |  | $\begin{gathered} 600 \\ 0.003 \\ \\ 1 / 3 / 6 \\ 9 \\ \\ -65 \\ \hline \end{gathered}$ |  | $\begin{array}{r} \mathrm{KHz} \\ \% \\ \\ \mathrm{HS} \\ \mathrm{nV} \mathrm{HHz} \\ \\ \mathrm{~dB} \\ \hline \end{array}$ |

NOTES: See bottom of table next page.

## AD5231/AD5232/AD5233-SPECIFICATIONS

ELECTRICAL CHARACTERISTICS 10K, 50K, 100K OHM VERSIONS $\left(\mathrm{V}_{\mathrm{DD}}=+3 \mathrm{~V} \pm 10 \%\right.$ to $+5 \mathrm{~V} \pm 10 \%$ and $\mathrm{V}_{\mathrm{ss}}=0 \mathrm{~V}$,
$V_{A}=+V_{D D}, V_{B}=0 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$ unless otherwise noted.)

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTERFACE TIMING CHARACTERISTICS applies to all parts(Notes 5, 9) |  |  |  |  |  |  |
| Clock Cycle Time | $\mathrm{t}_{1}$ |  | 20 |  |  | ns |
| Input Clock Pulse Width | $t_{2}, t_{3}$ | Clock level high or low | 10 |  |  | ns |
| $\overline{\text { CS Setup Time }}$ | $\mathrm{t}_{4}$ |  | 10 |  |  | ns |
| Data Setup Time | $t_{5}$ | From Positive CLK transition | 5 |  |  | ns |
| Data Hold Time | $\mathrm{t}_{6}$ | From Positive CLK transition | 5 |  |  | ns |
| CLK Shutdown Time | $\mathrm{t}_{7}$ |  | 0 |  |  | ns |
| $\overline{\mathrm{CS}}$ Rise to Clock Rise Setup | $\mathrm{t}_{8}$ |  | 10 |  |  | ns |
| $\overline{\mathrm{CS}}$ High Pulse Width | $\mathrm{t}_{9}$ |  | 10 |  |  | ns |
| CLK to SDO Propagation Delay ${ }^{10}$ | $t_{10}$ | $\mathrm{R}_{\mathrm{P}}=1 \mathrm{~K} \Omega, \mathrm{C}_{\mathrm{L}}<20 \mathrm{pF}$ | 1 |  | 25 | ns |
| Store to Nonvolatile EEMEM Save Time ${ }^{11}$ | $\mathrm{t}_{12}$ | Applies to Command $2 \mathrm{H}, 3_{\mathrm{H}}, 9_{\mathrm{H}}$ |  |  | 25 | ms |
| $\overline{\mathrm{CS}}$ to SDO - SPI line acquire | ${ }^{1} 13$ |  |  |  |  | ns |
| $\overline{\mathrm{CS}}$ to SDO-SPI line release | $\mathrm{t}_{14}$ |  |  |  |  | ns |
| RDY Rise to $\overline{C S}$ Fall | $\mathrm{t}_{15}$ |  |  |  |  | ns |
| Startup Time | $\mathrm{t}_{16}$ |  |  |  |  | ms |
| CLK Setup Time | $\mathrm{t}_{17}$ | For 1 CLK period ( $\mathrm{t}_{4}-\mathrm{t}_{3}=1$ CLK period) |  |  |  | ns |
| Preset Pulse Width (Asynchronous) | tPR |  | 50 |  |  | ns |
| Preset Response Time | tPRESP | $\overline{\mathrm{PR}}$ pulsed low then high |  | 70 |  | us |

## NOTES:

1. Typicals represent average readings at $+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}$.
2. Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic. $I_{W}=V_{D D} / R$ for both $V_{D D}=+3 \mathrm{~V}$ or $\mathrm{V}_{D D}=+5 \mathrm{~V}$.
3. $I N L$ and $D N L$ are measured at $V_{W}$ with the RDAC configured as a potentiometer divider similar to a voltage output $D / A$ converter. $V_{A}=V_{D D}$ and $V_{B}=V_{S S}$.

DNL specification limits of $\pm 1$ LSB maximum are Guaranteed Monotonic operating conditions.
4. Resistor terminals $\mathrm{A}, \mathrm{B}, \mathrm{W}$ have no limitations on polarity with respect to each other.
5. Guaranteed by design and not subject to production test.
6. Common mode leakage current is a measure of the $D C$ leakage from any terminal $A, B, W$ to a common mode bias level of $V_{D D} / 2$.
7. PDISS is calculated from ( $\left.I_{D D} \times V_{D D}\right)+\left(I_{S S} X V_{S S}\right)$.
8. All dynamic characteristics use $V_{D D}=+5 \mathrm{~V}$.
9. See timing diagram for location of measured values. All input control voltages are specified with $\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2.5 \mathrm{~ns}(10 \%$ to $90 \%$ of 3 V$)$ and timed from a voltage level of 1.5 V . Switching characteristics are measured using both $\mathrm{V}_{D D}=+3 \mathrm{~V}$ or +5 V .
10. Propagation delay depends on value of $V_{D D}$, Rpul_ _up, and $C_{L}$ see applications text.
11. Low only for instruction commands $8,9,10,2,3$ : CMD_8 ~ 1ms; CMD_9,10 $\sim 0.12 \mathrm{~ms}$; CMD_2,3~20ms
12. Dual Supply Operation primarily affects the POT terminals.
13. Read Mode current is not continuous.

## Timing Diagram



Figure 1. Timing Diagram


Digital Inputs \& Output Voltage to GND $0 \mathrm{~V},+7 \mathrm{~V}$
Operating Temperature Range ....................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Maximum Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ MAX) .................. $+150^{\circ} \mathrm{C}$
Storage Temperature .................................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 sec ) $+300^{\circ} \mathrm{C}$
Package Power Dissipation $\qquad$ $\left(\mathrm{T}_{\mathrm{J}} \mathrm{MAX}-\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{JA}}$
Thermal Resistance $\theta_{\mathrm{JA}}$,
TSSOP-16
$150^{\circ} \mathrm{C} / \mathrm{W}$
TSSOP-24 $128^{\circ} \mathrm{C} / \mathrm{W}$

## Ordering Guide

| Model | Number of Channels | End to End R(k Ohm) | Temp Range | Package Description | Package Option | \#Devices per Container | Top Mark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AD5231BRU10 | X1 | 10 | $-40 /+85^{\circ} \mathrm{C}$ | TSSOP-16 | RU-16 |  |  |
| AD5231BRU10-REEL7 | X1 | 10 | $-40 /+85^{\circ} \mathrm{C}$ | TSSOP-16 | RU-16 | 1,000 |  |
| AD5231BRU50 | X1 | 50 | -40/+85 ${ }^{\circ} \mathrm{C}$ | TSSOP-16 | RU-16 |  |  |
| AD5231BRU50-REEL7 | X1 | 50 | $-40 /+85^{\circ} \mathrm{C}$ | TSSOP-16 | RU-16 | 1,000 |  |
| AD5231BRU100 | X1 | 100 | $-40 /+85^{\circ} \mathrm{C}$ | TSSOP-16 | RU-16 |  |  |
| AD5231BRU100-REEL7 | X1 | 100 | $-40 /+85^{\circ} \mathrm{C}$ | TSSOP-16 | RU-16 | 1,000 |  |
| AD5232BRU10 | X2 | 10 | $-40 /+85^{\circ} \mathrm{C}$ | TSSOP-16 | RU-16 |  |  |
| AD5232BRU10-REEL7 | X2 | 10 | $-40 /+85^{\circ} \mathrm{C}$ | TSSOP-16 | RU-16 | 1,000 |  |
| AD5232BRU50 | X2 | 50 | $-40 /+85^{\circ} \mathrm{C}$ | TSSOP-16 | RU-16 |  |  |
| AD5232BRU50-REEL7 | X2 | 50 | $-40 /+85^{\circ} \mathrm{C}$ | TSSOP-16 | RU-16 | 1,000 |  |
| AD5232BRU100 | X 2 | 100 | $-40 /+85^{\circ} \mathrm{C}$ | TSSOP-16 | RU-16 |  |  |
| AD5232BRU100-REEL7 | X2 | 100 | $-40 /+85^{\circ} \mathrm{C}$ | TSSOP-16 | RU-16 | 1,000 |  |
| AD5233BRU10 | X4 | 10 | $-40 /+85^{\circ} \mathrm{C}$ | TSSOP-24 | RU-24 |  |  |
| AD5233BRU10-REEL7 | X4 | 10 | $-40 /+85^{\circ} \mathrm{C}$ | TSSOP-24 | RU-24 |  |  |
| AD5233BRU50 | X4 | 50 | $-40 /+85^{\circ} \mathrm{C}$ | TSSOP-24 | RU-24 |  |  |
| AD5233BRU50-REEL7 | X4 | 50 | $-40 /+85^{\circ} \mathrm{C}$ | TSSOP-24 | RU-24 |  |  |
| AD5233BRU100 | X4 | 100 | $-40 /+85^{\circ} \mathrm{C}$ | TSSOP-24 | RU-24 |  |  |
| AD5233BRU100-REEL7 | X4 | 100 | $-40 /+85^{\circ} \mathrm{C}$ | TSSOP-24 | RU-24 |  |  |

The AD5231/AD5232/AD5233 contains 9,646 transistors.
Die size: 69 mil $\times 115 \mathrm{mil}, 7,993 \mathrm{sq}$. mil

## AD5231 PIN CONFIGURATION

| 011 | ${ }_{16} 02$ |
| :---: | :---: |
| CLK ${ }^{2}$ | 15 RDY |
| Sol ${ }^{3}$ | 14 cs |
| soo $4^{4}$ | ${ }^{13}{ }^{\text {Pr }}$ |
| GND 5 | ${ }^{12}{ }^{\text {Wp }}$ |
| $\mathrm{v}_{\text {ss }} 6$ | $11 \mathrm{v}_{\mathrm{oc}}$ |
| T1 7 | $10{ }^{10}$ |
| 818 | ${ }^{9}$ w1 |

AD5231 PIN FUNCTION DESCRIPTION
\# Name Description
1 O1 Non-Volatile Digital Output \#1, $\operatorname{ADDR}(\mathrm{O} 1)=$ 1H, data bit position D0
2 CLK Serial Input Register clock pin. Shifts in one bit at a time on positive clock CLK edges.
3 SDI Serial Data Input Pin.
4 SDO Serial Data Output Pin. Open Drain Output requires external pull-up resistor. Commands 9 \& 10 activate the SDO output. See Instruction operation Truth Table. Other commands shift out the previously loaded bit pattern delayed by 24 clock pulses. This allows daisy-chain operation of multiple packages.
$\begin{array}{lll}5 & \text { GND } & \text { Ground pin, logic ground reference. } \\ 6 & \text { V }_{\text {SS }} & \text { Negative Supply. Connect to zero volts for }\end{array}$ single supply applications.
$7 \quad$ T1 Used as digital input during factory test mode. Leave pin floating or connect to $\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$.
$8 \quad$ B1 B terminal of RDAC1.
9 W1 Wiper terminal of RDAC1,
$\operatorname{ADDR}(\operatorname{RDAC} 1)=0_{\mathrm{H}}$
10 A1 A terminal of RDAC1.
$11 \quad V_{D D} \quad$ Positive Power Supply Pin. Should be $\geq$ the input-logic HIGH voltage.
$12 \quad \overline{W P} \quad$ Write Protect Pin. When active low $\overline{\mathrm{WP}}$ prevents any changes to the present contents except retrieving EEMEM contents and RESET.
$13 \quad \overline{\mathrm{PR}} \quad$ Hardware over ride preset pin. Refreshes the scratch pad register with current contents of the EEMEM register. Factory default loads midscale $200_{\mathrm{H}}$ until EEMEM loaded with a new value by the user $(\overline{\mathrm{PR}}$ is activated at the rising logic high transition)
$14 \quad \bar{C}$
Serial Register chip select active low. Serial register operation takes place when $\overline{\mathrm{CS}}$ returns to logic high.
15 RDY Ready. Active-high open drain output.
Identifies completion of commands 2, 3, 8, 9 , 10.
$16 \quad \mathrm{O}$
O2 Non-Volatile Digital Output \#2, $\operatorname{ADDR}(\mathrm{O} 2)=$ 1H, data bit position D1.

## AD5232 PIN CONFIGURATION



|  | 5232 | ESCRIPTIO |
| :---: | :---: | :---: |
| \# | Name | Description |
| 1 | CLK | Serial Input Register clock pin. Shifts in one bit at a time on positive clock edges. |
| 2 | SDI | Serial Data Input Pin. Shifts in one bit at a time on positive clock CLK edges. |
| 3 | SDO | Serial Data Output Pin. Open Drain Output requires external pull-up resistor. Commands 9 \& 10 activate the SDO output. See Instruction operation Truth Table. Other commands shift out the previously loaded bit pattern delayed by 16 clock pulses. This allows daisy-chain operation of multiple packages. |
| 4 | GND | Ground pin, logic ground reference |
| 5 | $\mathrm{V}_{\text {ss }}$ | Negative Supply. Connect to zero volts for single supply applications. |
| 6 | A1 | A terminal of RDAC1. |
| 7 | W1 | Wiper terminal of RDAC1, $\operatorname{ADDR}(\operatorname{RDAC1})=0_{\mathrm{H}}$. |
| 8 | B1 | B terminal of RDAC1. |
| 9 | B2 | B terminal of RDAC2. |
| 10 | W2 | Wiper terminal of RDAC2, $\operatorname{ADDR}(\operatorname{RDAC} 2)=1_{\mathrm{H}}$. |
| 11 | A2 | A terminal of RDAC2. |
| 12 | $\mathrm{V}_{\text {D }}$ | Positive Power Supply Pin. Should be $\geq$ the input-logic HIGH voltage. |
| 13 | $\overline{W P}$ | Write Protect Pin. When active low, $\overline{\mathrm{WP}}$ prevents any changes to the present contents, except retrieving EEMEM content and RESET. |
| 14 | $\overline{\mathrm{PR}}$ | Hardware over ride preset pin. Refreshes the scratch pad register with current contents of the EEMEM register. Factory default loads midscale $80_{\mathrm{H}}$ until EEMEM loaded with a new value by the user ( $\overline{\mathrm{PR}}$ is activated at the logic high transition). |
| 15 | $\overline{C S}$ | Serial Register chip select active low. Serial register operation takes place when $\overline{\mathrm{CS}}$ returns to logic high. |
| 16 | RDY | Ready. Active-high open drain output. <br> Identifies completion of commands 2, 3, 8, 9 , 10. |


| AD5233 PIN CONFIGURATION |  |
| :---: | :---: |
| 014 | ${ }^{24} 02$ |
| cLk ${ }^{2}$ | ${ }^{23} \mathrm{rbr}$ |
| sol 3 | 22 cs |
| soo 4 | $2^{21}{ }^{\text {P丅}}$ |
| ¢no 5 | 20 WP |
| $\mathrm{v}_{\text {ss }} 6$ | 19 V oo |
| $\mathrm{Al}_{1} 7$ | 18 A4 |
| w18 | 17 w 4 |
| $8_{19} 9$ | (16 B4 |
| A2 10 | $115{ }^{\text {A }}$ |
| W2 11 | 14 w3 |
| ${ }^{82}$ [12 | ${ }^{13}{ }^{\text {B3 }}$ |

AD5233 PIN FUNCTION DESCRIPTION

| \# | Name | Description |
| :---: | :---: | :---: |
| 1 | O1 | Non-Volatile Digital Output \#1, $\operatorname{ADDR}(\mathrm{O} 1)=4{ }_{4}$, data bit position D0 |
| 2 | CLK | Serial Input Register clock pin. Shifts in one bit at a time on positive clock CLK edges. |
| 3 | SDI | Serial Data Input Pin. |
| 4 | SDO | Serial Data Output Pin. Open Drain Output requires external pull-up resistor. Commands $9 \& 10$ activate the SDO output. See Instruction operation Truth Table. Other commands shift out the previously loaded bit pattern delayed by 16 clock pulses. This allows daisy-chain operation of multiple packages. |
| 5 | GND | Ground pin, logic ground reference |
| 6 | $\mathrm{V}_{\text {ss }}$ | Negative Supply. Connect to zero volts for single supply applications. |
| 7 | A1 | A terminal of RDAC1. |
| 8 | W1 | Wiper terminal of RDAC1, $\operatorname{ADDR}(\mathrm{RDAC1})=\mathrm{O}_{\mathrm{H}}$. |
| 9 | B1 | B terminal of RDAC1. |
| 10 | A2 | A terminal of RDAC2. |
| 11 | W2 | Wiper terminal of RDAC2, $\operatorname{ADDR}(\operatorname{RDAC} 2)=1_{\mathrm{H}}$. |
| 12 | B2 | B terminal of RDAC2. |
| 13 | B3 | B terminal of RDAC3. |
| 14 | W3 | Wiper terminal of RDAC3, $\operatorname{ADDR}(\operatorname{RDAC} 3)=2{ }_{\mathrm{H}}$. |
| 15 | A3 | A terminal of RDAC3. |
| 16 | B4 | B terminal of RDAC4. |
| 17 | W4 | Wiper terminal of RDAC4, $\operatorname{ADDR}(\mathrm{RDAC4})=3_{\mathrm{H}}$. |
| 18 | A4 | A terminal of RDAC4. |
| 19 | $\mathrm{V}_{\mathrm{DD}}$ | Positive Power Supply Pin. Should be $\geq$ the input-logic HIGH voltage. |
| 20 | $\overline{W P}$ | Write Protect Pin. When active low, $\overline{W P}$ prevents any changes to the present contents, except retrieving EEMEM content and RESET. |
| 21 | $\overline{P R}$ | Hardware over ride preset pin. Refreshes the scratch pad register with current contents of the EEMEM register. Factory default loads midscale $20_{\mathrm{H}}$ until EEMEM loaded with a new value by the user ( $\overline{\mathrm{PR}}$ is activated at the logic high transition). |
| 22 | $\overline{\text { CS }}$ | Serial Register chip select active low. Serial register operation takes place when $\overline{\mathrm{CS}}$ returns to logic high. |
| 23 | RDY | Ready. Active-high open drain output. Identifies completion of commands 2, 3, 8, 9, 10. |
| 24 | O2 | Non-Volatile Digital Output \#2, $\operatorname{ADDR}(\mathrm{O} 2)=4_{\mathrm{H}}$, data bit position D1. |

# Nonvolatile Memory Digital Potentiometers AD5231/AD5232/AD5233 <br> OPERATIONAL OVERVIEW <br> <br> SERIAL DATA INTERFACE 

 <br> <br> SERIAL DATA INTERFACE}

The AD5231/32/33 digital potentiometer family is designed to operate as a true variable resistor replacement device for analog signals that remain within the terminal voltage range of $\mathrm{V}_{\mathrm{SS}}<\mathrm{V}_{\text {TERM }}<\mathrm{V}_{\mathrm{DD}}$. The basic voltage range is limited to a $\mathrm{V}_{\mathrm{DD}}-$ $\mathrm{V}_{\text {SS }}<5.5 \mathrm{~V}$.
Control of the digital potentiometer allows both scratch pad register (RDAC register) changes to be made, as well as, 100,000 nonvolatile electrically erasable memory (EEMEM) register operations. The EEMEM update process takes approximately 20.2 ms , during this time the shift register is locked preventing any changes from taking place. The RDY pin flags the completion of this EEMEM save. The EEMEM retention is designed to last 15 years at $85^{\circ} \mathrm{C}$, which is equivalent to 90 years at $55^{\circ} \mathrm{C}$, without refresh.
The scratch pad register can be changed incrementally by using the software controlled Increment/Decrement instruction or the Shift Left/Right instruction command. Once an Increment, Decrement or Shift command has been loaded into the shift register subsequent $\overline{\mathrm{CS}}$ strobes will repeat this command. This is useful for push button control applications. Alternately the scratch pad register can be programmed with any position value using the standard SPI serial interface mode by loading the representative data word. The scratch pad register can be loaded with the current contents of the nonvolatile EEMEM register under program control. At system power ON, the default value of the scratch pad memory is the value previously saved in the EEMEM register. The factory EEMEM preset value is midscale. The scratch pad (wiper) register can be loaded with the current contents of the nonvolatile EEMEM register under hardware control by pulsing the $\overline{\mathrm{PR}}$ pin. Beware that the $\overline{\mathrm{PR}}$ pulse first sets the wiper at midscale when brought to logic zero, and then on the positive transition to logic high, it reloads the DAC wiper register with the contents of EEMEM. Similarly, the saved EEMEM value will automatically be retrieved to the scratch pad register during system power ON.
A serial data output pin is available for daisy chaining and for readout of the internal register contents. The serial input data register uses a 16 or 24 -bit instruction/address/data WORD. Write protect ( $\overline{\mathrm{WP} \text { ) disables any changes of current content in }}$ the scratch pad register regardless of the commands, except that EEMEM setting can be retrieved using commands 1 and 9. Therefore, write-protect ( $\overline{\mathrm{WP}}$ ) pin provides hardware EEMEM protection feature.

## DIGITAL INPUT/OUTPUT CONFIGURATION

All digital inputs are ESD protected high input impedance that can be driven directly from most digital sources. For $\overline{\mathrm{PR}}$ and $\overline{\mathrm{WP}}$, which are active at logic low, can be tied directly to $\mathrm{V}_{\mathrm{DD}}$ if they are not being used.
The SDO and RDY pins are open drain digital outputs where pull-up resistors are needed only if using these functions. A resistor value in the range of 1 k to 10 k ohm optimizes the power and switching speed trade off.

The AD523X family contains a four-wire SPI compatible digital interface (SDI, SDO, $\overline{\mathrm{CS}}$, and CLK). Key features of this interface include:

- Independently Programmable Read \& Write to all registers
- Direct parallel refresh of all RDAC wiper registers from corresponding internal EEMEM registers
- Increment \& Decrement instructions for each RDAC wiper register
- Left \& right Bit Shift of all RDAC wiper registers to achieve 6dB level changes
- Nonvolatile storage of the present scratch pad RDAC register values into the corresponding EEMEM register
- Extra bytes of user addressable electrical-erasable memory

The serial interface contains three different word formats to support the single AD5231, dual AD5232, and the quad AD5233 digital potentiometer devices. The AD5232 and AD5233 use a 16-bit serial data word loaded MSB first, while the AD5231 uses a 24 -bit serial word loaded MSB first. The format of the SPI compatible word is shown in Table 1 and 2. The Command Bits ( Cx ) control the operation of the digital potentiometer according to the command instructions shown in Table 3, 4, and 5. The Address Bits (Ax) determine which register is activated. The Data Bits ( Dx ) are the values that are loaded into the decoded register. The last instruction executed prior to a period of no programming activity should be the No OPeration (NOP) instruction. This will place the internal logic circuitry in a minimum power dissipation state.


Figure 2. Equivalent Digital Input-Output Logic
The equivalent serial data input and output logic is shown in figure 2. The open drain output SDO is disabled whenever chip select $\overline{\mathrm{CS}}$ is logic high. The SPI interface can be used in two slave modes $\mathrm{CPHA}=1, \mathrm{CPOL}=1$ and $\mathrm{CPHA}=0, \mathrm{CPOL}=0$. CPHA and CPOL refer to the control bits, which dictate SPI timing in the following microprocessors/Micro Converters:
ADuC812/824, M68HC11, and MC68HC16R1/916R1.

Table 1. AD5232 \& AD5233 16-bit Serial Data Word

| MSB |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Table 2. AD5231 24-bit Serial Data Word

|  | M |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | S |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| B |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | L |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | S |  |  |
| AD5231 | C | C | C | C | A3 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | 3 | A2 | A1 | A0 | X | 0 |  |  |  |  |  |  |  | X | X | X | X | D | D | D | D | D | D | D |
|  | D | D | D |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Command bits are identified as Cx , address bits are Ax, and data bits are Dx. Command instruction codes are defined in tables $3,4, \& 5$.

Table 3. AD5231 Instruction/Operation Truth Table


NOTES:

1. The SDO output shifts-out the last 16-bits of data clocked into the serial register for daisy chain operation. Exception: following Instruction \#9 or \#10 the selected internal register data will be present in data byte $0 \& 1$. Instructions following \#9 \& \#10 must be a full 24-bit data word to completely clock out the contents of the serial register.
2. The RDAC register is a volatile scratch pad register that is refreshed at power ON from the corresponding non-volatile EEMEM register.
3. The increment, decrement and shift commands ignore the contents of the shift register Data Byte 0 .
4. Execution of the Operation column noted in the table takes place when the $\overline{\mathrm{CS}}$ strobe returns to logic high.

Table 4. AD5232 Instruction/Operation Truth Table


NOTES:

1. The SDO output shifts-out the last 8 -bits of data clocked into the serial register for daisy chain operation. Exception: following Instruction \#9 or \#10 the selected internal register data will be present in data byte 0 . Instructions following \#9 \& \#10 must be a full 16-bit data word to completely clock out the contents of the serial register.
2. The RDAC register is a volatile scratch pad register that is refreshed at power ON from the corresponding non-volatile EEMEM register.
3. The increment, decrement and shift commands ignore the contents of the shift register Data Byte 0 .
4. Execution of the Operation column noted in the table takes place when the $\overline{\mathrm{CS}}$ strobe returns to logic high.

Table 5. AD5233 Instruction/Operation Truth Table


NOTES:

1. The SDO output shifts-out the last 8 -bits of data clocked into the serial register for daisy chain operation. Exception: following Instruction \#9 or \#10 the selected internal register data will be present in data byte 0 . Instructions following \#9 \& \#10 must be a full 16 -bit data word to completely clock out the contents of the serial register. The wiper only has 64 positions that correspond to the lower 6 -bits of register data.
2. The RDAC register is a volatile scratch pad register that is refreshed at power ON from the corresponding non-volatile EEMEM register.
3. The increment, decrement and shift commands ignore the contents of the shift register Data Byte 0 .
4. Execution of the Operation column noted in the table takes place when the $\overline{\mathrm{CS}}$ strobe returns to logic high.

## Latched Digital Outputs

A pair of digital outputs, $\mathrm{O} 1 \& \mathrm{O} 2$, is available on the AD5231, and the AD5233 parts that provide a nonvolatile logic 0 or logic 1 setting. O1 \& O2 are standard CMOS logic outputs shown in figure 2 A . These outputs are ideal to replace functions often provided by DIP switches. In addition, they can be used to drive other standard CMOS logic controlled parts that need an occasional setting change.


Figure 2A. Logic Outputs O1 \& O2.

## Using Additional internal Nonvolatile EEMEM

The AD523x family of devices contains additional internal user storage registers (EEMEM) for saving constants and other 8-bit data. Table 6 provides an address map of the internal storage registers shown in the functional block diagrams as EEMEM1, EEMEM2, ... EEMEMn, and bytes of USER EEMEM.

Table 6: EEMEM Address Map

| EEMEM <br> Address <br> (ADDR) | EEMEM Contents of each device <br> EEMEM(ADDR) |  |  |
| :--- | :--- | :--- | :--- |
|  | $\underline{\text { AD5231 (16B) }}$ | AD5232 <br> $(8 B)$ | $\frac{\text { AD5233 }}{(8 B)}$ |
| 0000 | RDAC | RDAC1 | RDAC1 |
| 0001 | O1 \& O2 | RDAC 2 | RDAC2 |
| 0010 | USER 1 | USER 1 | RDAC3 |
| 0011 | USER 2 | USER 2 | RDAC4 |
| 0100 | USER 3 | USER 3 | O1 \& O2 |
| 0101 | USER 4 | USER 4 | USER 1 |
| $* * *$ | $* * *$ | $* * *$ | $* * *$ |
| 1111 | USER 14 | USER 14 | USER 11 |

## NOTES:

1. RDAC data stored in EEMEM locations are transferred to their corresponding RDAC REGISTER at Power ON, or when the following instructions are executed Inst\#1 and Inst\#8.
2. $\mathrm{O} 1 \& \mathrm{O} 2$ data stored in EEMEM locations are transferred to their corresponding DIGITAL REGISTER at Power ON, or when the following instructions are executed Inst\#1 and Inst\#8.
3. USER data are internal nonvolatile EEMEM registers available to store and retrieve constants using Inst\#3 and Inst\#9 respectively.
4. AD5231 EEMEM locations are 2 bytes each (16-bits) of data, while the AD5232 \& AD5233 are 1 byte each (8-bits).

## Detail Programmable Potentiometer Operation

The actual structure of the RDAC is designed to emulate the performance of a mechanical potentiometer. The RDAC contains a string of connected resistor segments, with an array of analog switches that act as the wiper connection to several points along the resistor array. The number of points is the resolution of the device. For example, the AD5232 has 256 connection points allowing it to provide better than $0.5 \%$ setability resolution. Figure 3 provides an equivalent diagram of the connections between the three terminals that make up one channel of the RDAC. The $\mathrm{SW}_{\mathrm{A}}$ and $\mathrm{SW}_{\mathrm{B}}$ will always be ON while one of the switches $\operatorname{SW}(0)$ to $\operatorname{SW}\left(2^{\mathrm{N}}-1\right)$ will be ON one at a time depending upon the resistance step decoded from the Data Bits. Note there are two 50 ohm wiper resistances, $\mathrm{R}_{\mathrm{W}}$. The resistance contributed by $\mathrm{R}_{\mathrm{W}}$ must be accounted for in the output resistance. At terminals A-to-wiper, $\mathrm{R}_{\mathrm{W}}$ is the sum of the resistances of $\mathrm{SW}_{\mathrm{A}}$ and $\mathrm{SW}_{\mathrm{X}}$. Similarly, $\mathrm{R}_{\mathrm{W}}$ is the sum of the resistances $\mathrm{SW}_{\mathrm{B}}$ and $\mathrm{SW}_{\mathrm{X}}$ at terminals B-to-Wiper.


Figure 3. Equivalent RDAC structure

## TEST CIRCUITS

Figures X7 to X15 define the test conditions used in the product specification's table.


Figure X7. Potentiometer Divider Nonlinearity error test circuit (INL, DNL)


Figure X8. Resistor Position Nonlinearity Error (Rheostat Operation; R-INL, R-DNL)


Figure X9. Wiper Resistance test Circuit


Figure X14. Incremental ON Resistance Test Circuit


Figure X15. Common Mode Leakage current test circuit

TYPICAL PERFORMANCE GRAPHS
TBD

Figure X10. Power supply sensitivity test circuit (PSS, PSSR)


Figure X11. Inverting Gain test Circuit


Figure X12. Non-Inverting Gain test circuit


Figure X13. Gain Vs Frequency test circuit


