

# 80960MC

## EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT AND MEMORY MANAGEMENT UNIT

*Commercial*

- **High-Performance Embedded Architecture**
  - 25 MIPS Burst Execution at 25 MHz
  - 9.4 MIPS\* Sustained Execution at 25 MHz
- **On-Chip Floating Point Unit**
  - Supports IEEE 754 Floating Point Standard
  - Full Transcendental Support
  - Four 80-Bit Registers
  - 13.6 Million Whetstones/s (Single Precision) at 25 MHz
- **512-Byte On-Chip Instruction Cache**
  - Direct Mapped
  - Parallel Load/Decode for Uncached Instructions
- **Multiple Register Sets**
  - Sixteen Global 32-Bit Registers
  - Sixteen Local 32-Bit Registers
  - Four Local Register Sets Stored On-Chip (Sixteen 32-Bit Registers per Set)
  - Register Scoreboarding
- **On-Chip Memory Management Unit**
  - 4 Gbyte Virtual Address Space per Task
  - 4 Kbyte Pages with Supervisor/User Protection
- **Built-in Interrupt Controller**
  - 32 Priority Levels
  - 248 Vectors
  - Supports M8259A
  - 3.4  $\mu$ s Latency @ 25 MHz
- **Easy to Use, High Bandwidth 32-Bit Bus**
  - 66.7 Mbytes/s Burst
  - Up to 16 Bytes Transferred per Burst
- **Multitasking and Multiprocessor Support**
  - Automatic Task dispatching
  - Prioritized Task Queues
- **Advanced Package Technology**
  - 132-Lead Ceramic Pin Grid Array




Figure 1. The 80960MC Processor's Highly Parallel Architecture

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Intel retains the right to make changes to specifications and product descriptions at any time, without notice.

\*Third party brands and names are the property of their respective owners.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation  
P.O. Box 7641  
Mt. Prospect IL 60056-7641  
or call 1-800-879-4683

Many documents are available for download from Intel's website at <http://www.intel.com>

Copyright © Intel Corporation 1997

- 1.0 THE i960® MC PROCESSOR ..... 1**
  - 1.1 Key Performance Features ..... 2
    - 1.1.1 Memory Space And Addressing Modes ..... 4
    - 1.1.2 Data Types ..... 4
    - 1.1.3 Large Register Set ..... 4
    - 1.1.4 Multiple Register Sets ..... 5
    - 1.1.5 Instruction Cache ..... 5
    - 1.1.6 Register Scoreboarding ..... 5
    - 1.1.7 Memory Management and Protection ..... 6
    - 1.1.8 Floating-Point Arithmetic ..... 6
    - 1.1.9 Multitasking Support ..... 7
    - 1.1.10 Synchronization and Communication ..... 7
    - 1.1.11 High Bandwidth Local Bus ..... 7
    - 1.1.12 Multiple Processor Support ..... 7
    - 1.1.13 Interrupt Handling ..... 8
    - 1.1.14 Debug Features ..... 8
    - 1.1.15 Fault Detection ..... 8
    - 1.1.16 Inter-Agent Communications (IAC) ..... 9
    - 1.1.17 Built-in Testability ..... 9
    - 1.1.18 Compatibility with 80960K-Series ..... 9
    - 1.1.19 CHMOS ..... 9
- 2.0 ELECTRICAL SPECIFICATIONS ..... 13**
  - 2.1 Power and Grounding ..... 13
  - 2.2 Power Decoupling Recommendations ..... 13
  - 2.3 Connection Recommendations ..... 13
  - 2.4 Characteristic Curves ..... 13
  - 2.5 Test Load Circuit ..... 16
  - 2.7 DC Characteristics ..... 17
  - 2.6 Absolute Maximum Ratings ..... 17
  - 2.8 AC Specifications ..... 18
  - 2.9 Design Considerations ..... 22
- 3.0 MECHANICAL DATA ..... 22**
  - 3.1 Packaging ..... 22
    - 3.1.1 Pin Assignment ..... 22
  - 3.2 Pinout ..... 26
  - 3.3 Package Thermal Specification ..... 28
- 4.0 WAVEFORMS ..... 30**
- 5.0 REVISION HISTORY ..... 35**

## FIGURES

Figure 1.	80960MC Programming Environment .....	1
Figure 2.	Instruction Formats .....	4
Figure 3.	Multiple Register Sets Are Stored On-Chip .....	6
Figure 4.	Connection Recommendations for Low Current Drive Network .....	13
Figure 5.	Connection Recommendations for High Current Drive Network .....	13
Figure 6.	Typical Supply Current vs. Case Temperature .....	14
Figure 7.	Typical Current vs. Frequency (Room Temp) .....	14
Figure 8.	Typical Current vs. Frequency (Hot Temp) .....	15
Figure 9.	Worst-Case Voltage vs. Output Current on Open-Drain Pins .....	15
Figure 10.	Capacitive Derating Curve .....	15
Figure 11.	Test Load Circuit for Three-State Output Pins .....	16
Figure 12.	Test Load Circuit for Open-Drain Output Pins .....	16
Figure 13.	Drive Levels and Timing Relationships for 80960MC Signals .....	18
Figure 14.	Timing Relationship of L-Bus Signals .....	19
Figure 15.	System and Processor Clock Relationship .....	19
Figure 16.	Processor Clock Pulse (CLK2) .....	21
Figure 17.	RESET Signal Timing .....	21
Figure 18.	HOLD Timing .....	22
Figure 19.	132-Lead Pin-Grid Array (PGA) Package .....	23
Figure 20.	80960MC PGA Pinout—View from Bottom (Pins Facing Up) .....	24
Figure 21.	80960MC PGA Pinout—View from Top (Pins Facing Down) .....	25
Figure 22.	25 MHz Maximum Allowable Ambient Temperature .....	29
Figure 23.	Non-Burst Read and Write Transactions Without Wait States .....	30
Figure 24.	Burst Read and Write Transaction Without Wait States .....	31
Figure 25.	Burst Write Transaction with 2, 1, 1, 1 Wait States .....	32
Figure 26.	Accesses Generated by Quad Word Read Bus Request, Misaligned Two Bytes from Quad Word Boundary (1, 0, 0, 0 Wait States) .....	33
Figure 27.	Interrupt Acknowledge Transaction .....	34
Figure 28.	Bus Exchange Transaction (PBM = Primary Bus Master, SBM = Secondary Bus Master) .....	35

## TABLES

Table 1.	80960MC Instruction Set .....	3
Table 2.	Memory Addressing Modes .....	4
Table 3.	Sample Floating-Point Execution Times ( $\mu$ s) at 25 MHz .....	7
Table 4.	80960MC Pin Description: L-Bus Signals .....	9
Table 5.	80960MC Pin Description: Support Signals .....	11
Table 6.	DC Characteristics .....	17
Table 7.	80960MC AC Characteristics (25 MHz) .....	20
Table 8.	80960MC PGA Pinout — In Pin Order .....	26
Table 9.	80960MC PGA Pinout — In Signal Order .....	27
Table 10.	80960MC PGA Package Thermal Characteristics .....	28

## 1.0 THE i960<sup>®</sup> MC PROCESSOR

The 80960MC, a member of Intel's i960<sup>®</sup> 32-bit processor family, is ideally suited for embedded applications. It includes a 512-byte instruction cache and a built-in interrupt controller. The 80960MC has a large register set, multiple parallel execution units and a high-bandwidth burst bus. Using advanced RISC technology, this processor is capable of execution rates in excess of 9.4 million instructions per second\*. The 80960MC is well-suited for a wide range of applications including non-impact printers, I/O control and specialty instrumentation. The embedded market includes applications as diverse as industrial automation, avionics, image processing, graphics and networking. These types of applications require high integration, low power consumption, quick interrupt response times and

high performance. Since time to market is critical, embedded processors must be easy to use in both hardware and software designs.

All members of the i960 processor family share a common core architecture which utilizes RISC technology so that, except for special functions, the family members are object-code compatible. Each new processor in the family adds its own special set of functions to the core to satisfy the needs of a specific application or range of applications in the embedded market.

The 80960MC includes an integrated Floating Point Unit (FPU), a Memory Management Unit (MMU), multitasking support, and multiprocessor support. Two commercial members of the i960<sup>®</sup> family provide similar features: the 80960KB processor with integrated FPU and the 80960KA without floating-point.

\* Relative to Digital Equipment Corporation's VAX-11/780\* at 1 MIPS




Figure 1. 80960MC Programming Environment

## 1.1 Key Performance Features

The 80960 architecture is based on the most recent advances in microprocessor technology and is grounded in Intel's long experience in the design and manufacture of embedded microprocessors. Many features contribute to the 80960MC's exceptional performance:

1. **Large Register Set.** Having a large number of registers reduces the number of times that a processor needs to access memory. Modern compilers can take advantage of this feature to optimize execution speed. For maximum flexibility, the 80960MC provides thirty-two 32-bit registers. (See [Figure 2](#).)
2. **Fast Instruction Execution.** Simple functions make up the bulk of instructions in most programs so that execution speed can be improved by ensuring that these core instructions are executed as quickly as possible. The most frequently executed instructions such as register-register moves, add/subtract, logical operations and shifts execute in one to two cycles. ([Table 1](#) contains a list of instructions.)
3. **Load/Store Architecture.** One way to improve execution speed is to reduce the number of times that the processor must access memory to perform an operation. As with other processors based on RISC technology, the 80960MC has a Load/Store architecture. As such, only the LOAD and STORE instructions reference memory; all other instructions operate on registers. This type of architecture simplifies instruction decoding and is used in combination with other techniques to increase parallelism.
4. **Simple Instruction Formats.** All instructions in the 80960MC are 32 bits long and must be aligned on word boundaries. This alignment makes it possible to eliminate the instruction alignment stage in the pipeline. To simplify the instruction decoder, there are only five instruction formats; each instruction uses only one format. (See [Figure 3](#).)
5. **Overlapped Instruction Execution.** Load operations allow execution of subsequent instructions to continue before the data has been returned from memory, so that these instructions can overlap the load. The 80960MC manages this process transparently to software through the use of a register scoreboard. Conditional instructions also make use of a scoreboard so that subsequent unrelated instructions may be executed while the conditional instruction is pending.
6. **Integer Execution Optimization.** When the result of an arithmetic execution is used as an operand in a subsequent calculation, the value is sent immediately to its destination register. Yet at the same time, the value is put on a bypass path to the ALU, thereby saving the time that otherwise would be required to retrieve the value for the next operation.
7. **Bandwidth Optimizations.** The 80960MC gets optimal use of its memory bus bandwidth because the bus is tuned for use with the on-chip instruction cache: instruction cache line size matches the maximum burst size for instruction fetches. The 80960MC automatically fetches four words in a burst and stores them directly in the cache. Due to the size of the cache and the fact that it is continually filled in anticipation of needed instructions in the program flow, the 80960MC is relatively insensitive to memory wait states. The benefit is that the 80960MC delivers outstanding performance even with a low cost memory system.
8. **Cache Bypass.** When a cache miss occurs, the processor fetches the needed instruction then sends it on to the instruction decoder at the same time it updates the cache. Thus, no extra time is spent to load and read the cache.

**Table 1. 80960MC Instruction Set**

<b>Data Movement</b>	<b>Process Management</b>	<b>Floating Point</b>	<b>Logical</b>
Load Store Move Load Address Load Physical Address	Schedule Process Saves Process Resume Process Load Process Time Modify Process Controls Wait Conditional Wait Signal Receive Conditional Receive Send Send Service Atomic Add Atomic Modify	Add Subtract Multiply Divide Remainder Scale Round Square Root Sine Cosine Tangent Arctangent Log Log Binary Log Natural Exponent Classify Copy Real Extended Compare	And Not And And Not Or Exclusive Or Not Or Or Not Nor Exclusive Nor Not Nand Rotate
<b>Comparison</b>	<b>Branch</b>	<b>Bit and Bit Field</b>	<b>String</b>
Compare Conditional Compare Compare and Increment Compare and Decrement	Unconditional Branch Conditional Branch Compare and Branch	Set Bit Clear Bit Not Bit Check Bit Alter Bit Scan For Bit Scan Over Bit Extract Modify	Move String Move Quick String Fill String Compare String Scan Byte for Equal
<b>Conversion</b>	<b>Decimal</b>	<b>Call/Return</b>	<b>Arithmetic</b>
Convert Real to Integer Convert Integer to Real	Move Add with Carry Subtract with Carry	Call Call Extended Call System Return Branch and Link	Add Subtract Multiply Divide Remainder Modulo Shift
<b>Fault</b>	<b>Debug</b>	<b>Miscellaneous</b>	
Conditional Fault Synchronize Faults	Modify Trace Controls Mark Force Mark	Flush Local Registers Inspect Access Modify Arithmetic Controls Test Condition Code	




Figure 2. Instruction Formats

1.1.1 Memory Space And Addressing Modes

The 80960MC allows each task (process) to address a logical memory space of up to 4 Gbytes. Each task's address space is divided into four 1 Gbyte regions and each region can be mapped to physical addresses by zero, one, or two levels of page tables. The region with the highest addresses (Region 3) is common to all tasks.

In keeping with RISC design principles, the number of addressing modes is minimal yet includes all those necessary to ensure efficient execution of high-level languages such as Ada, C, and Fortran. Table 2 lists the memory accessing modes.

Table 2. Memory Addressing Modes

- 12-Bit Offset
- 32-Bit Offset
- Register-Indirect
- Register + 12-Bit Offset
- Register + 32-Bit Offset
- Register + (Index-Register x Scale-Factor)
- Register x Scale Factor + 32-Bit Displacement
- Register + (Index-Register x Scale-Factor) + 32-Bit Displacement
- Scale-Factor is 1, 2, 4, 8 or 16

1.1.2 Data Types

The 80960MC recognizes the following data types:

Numeric:

- 8-, 16-, 32- and 64-bit ordinals
- 8-, 16-, 32- and 64-bit integers
- 32-, 64- and 80-bit real numbers

Non-Numeric:

- Bit
- Bit Field
- Triple Word (96 bits)
- Quad-Word (128 bits)

1.1.3 Large Register Set

The 80960MC programming environment includes a large number of registers. 36 registers are available at any time; this greatly reduces the number of memory accesses required to perform algorithms, which leads to greater instruction processing speed.

Two types of general-purpose registers are available: local and global. The 20 global registers consist of sixteen 32-bit registers (G0 though G15) and four 80-bit registers (FP0 through FP3). These



registers perform the same function as the general-purpose registers provided in other popular micro-processors. The term *global* refers to the fact that these registers retain their contents across procedure calls.

The local registers are procedure-specific. For each procedure call, the 80960MC allocates 16 local registers (R0 through R15). Each local register is 32 bits wide. Any register can also be used for floating-point operations; the 80-bit floating-point registers are provided for extended precision.

### 1.1.4 Multiple Register Sets

To further increase the efficiency of the register set, multiple sets of local registers are stored on-chip (See [Figure 4](#)). This cache holds up to four local register frames, which means that up to three procedure calls can be made without having to access the procedure stack resident in memory.

Although programs may have procedure calls nested many calls deep, a program typically oscillates back and forth between only two to three levels. As a result, with four stack frames in the cache, the probability of having a free frame available on the cache when a call is made is very high. Runs of representative C-language programs show that 80% of the calls are handled without needing to access memory.

When four or more procedures are active and a new procedure is called, the 80960MC moves the oldest local register set in the stack-frame cache to a procedure stack in memory to make room for a new set of registers. Global register G15 is the frame pointer (FP) to the procedure stack.

Global registers are not exchanged on a procedure call, but retain their contents, making them available to all procedures for fast parameter passing.

### 1.1.5 Instruction Cache

To further reduce memory accesses, the 80960MC includes a 512-byte on-chip instruction cache. The instruction cache is based on the concept of *locality of reference*; most programs are typically not executed in a steady stream but consist of many branches, loops and procedure calls that lead to jumping back and forth in the same small section of code. Thus, by maintaining a block of instructions in

cache, the number of memory references required to read instructions into the processor is greatly reduced.

To load the instruction cache, instructions are fetched in 16-byte blocks; up to four instructions can be fetched at one time. An efficient prefetch algorithm increases the probability that an instruction is already in the cache when it is needed.

Code for small loops often fits entirely within the cache, leading to an increase in processing speed since further memory references might not be necessary until the program exits the loop. Similarly, when calling short procedures, the code for the calling procedure is likely to remain in the cache so it is there on the procedure's return.

### 1.1.6 Register Scoreboarding

The instruction decoder is optimized in several ways. One optimization method is the ability to overlap instructions by using *register scoreboarding*.

Register scoreboarding occurs when a LOAD moves a variable from memory into a register. When the instruction initiates, a scoreboard bit on the target register is set. Once the register is loaded, the bit is reset. In between, any reference to the register contents is accompanied by a test of the scoreboard bit to ensure that the load has completed before processing continues. Since the processor does not need to wait for the LOAD to complete, it can execute additional instructions placed between the LOAD and the instruction that uses the register contents, as shown in the following example:

```
ld data_2, r4
ld data_2, r5
Unrelated instruction
Unrelated instruction
add R4, R5, R6
```

In essence, the two unrelated instructions between LOAD and ADD are executed “for free” (i.e., take no apparent time to execute) because they are executed while the register is being loaded. Up to three load instructions can be pending at one time with three corresponding scoreboard bits set. By exploiting this feature, system programmers and compiler writers have a useful tool for optimizing execution speed.




Figure 3. Multiple Register Sets Are Stored On-Chip

1.1.7 Memory Management and Protection

The 80960MC is ideal for multitasking applications that require software protection and a large address space. To ensure the highest level of performance possible, the memory management unit (MMU) and translation look-aside buffer (TLB) are contained on-chip.

The 80960MC supports a conventional form of demand-paged virtual memory in which the address space is divided into 4-Kbyte pages. Studies indicate that a 4-Kbyte page is the optimum size for a broad range of applications.

Each page table entry includes a 2-bit page rights field that specifies whether the page is a no-access, read-only, or read-write page. This field is interpreted differently depending on whether the current task (process) is executing in user or supervisor mode, as shown below:

Rights	User	Supervisor
00	No Access	Read-Only
01	No Access	Read-Write
10	Read-Only	Read-Write
11	Read-Write	Read-Write

1.1.8 Floating-Point Arithmetic

In the 80960MC, floating-point arithmetic is an integral part of the architecture. Having the floating-point unit integrated on-chip provides two advantages. First, it improves the performance of the chip for floating-point applications, since no additional bus overhead is associated with floating-point calculations, thereby leaving more time for other bus operations such as I/O. Second, the cost of using floating-point operations is reduced because a separate coprocessor chip is not required.

The 80960MC floating-point (real-number) data types include single-precision (32-bit), double-precision (64-bit) and extended precision (80-bit) floating-point numbers. Any registers may be used to execute floating-point operations.

The processor provides hardware support for both mandatory and recommended portions of IEEE Standard 754 for floating-point arithmetic, including all arithmetic, exponential, logarithmic and other transcendental functions. Table 3 shows execution times for some representative instructions.

**Table 3. Sample Floating-Point Execution Times (µs) at 25 MHz**

Function	32-Bit	64-Bit
Add	0.4	0.5
Subtract	0.4	0.5
Multiply	0.7	1.3
Divide	1.3	2.9
Square Root	3.7	3.9
Arctangent	10.1	13.1
Exponent	11.3	12.5
Sine	15.2	16.6
Cosine	15.2	16.6

### 1.1.9 Multitasking Support

Multitasking programs commonly involve the monitoring and control of an external operation, such as the activities of a process controller or the movements of a machine tool. These programs generally consist of a number of processes that run independently of one another, but share a common database or pass data among themselves.

The 80960MC offers several hardware functions designed to support multitasking systems. One unique feature, called self-dispatching, allows a processor to switch itself automatically among scheduled tasks. When self-dispatching is used, all the operating system is required to do is place the task in the scheduling queue.

When the processor becomes available, it dispatches the task from the beginning of the queue and then executes it until it becomes blocked, interrupted, or until its time-slice expires. It then returns the task to the end of the queue (i.e., automatically reschedules it) and dispatches the next ready task. During these operations, no communication between the processor and the operating system is necessary until the running task is complete or an interrupt is issued.

### 1.1.10 Synchronization and Communication

The 80960MC also offers instructions to set up and test semaphores to ensure that concurrent tasks remain synchronized and no data inconsistency results. Special data structures, known as communication ports, provide the means for exchanging parameters and data structures. Transmission of

information by means of communication ports is asynchronous and automatically buffered by the processor.

Communication between tasks by means of ports can be carried out independently of the operating system. Once the ports have been set up by the programmer, the processor handles the message passing automatically.

### 1.1.11 High Bandwidth Local Bus

The 80960MC CPU resides on a high-bandwidth address/data bus known as the local bus (L-Bus). The L-Bus provides a direct communication path between the processor and the memory and I/O subsystem interfaces. The processor uses the L-Bus to fetch instructions, manipulate memory and respond to interrupts. L-Bus features include:

- 32-bit multiplexed address/data path
- Four-word burst capability which allows transfers from 1 to 16 bytes at a time
- High bandwidth reads and writes with 66.7 MBytes/s burst (at 25 MHz)
- Special signal to indicate whether a memory transaction can be cached

Table 4 defines L-bus signal names and functions; Table 5 defines other component-support signals such as interrupt lines.

### 1.1.12 Multiple Processor Support

One means of increasing the processing power of a system is to run two or more processors in parallel. Since microprocessors are not generally designed to run in tandem with other processors, designing such a system is usually difficult and costly.

The 80960MC solves this problem by offering a number of functions to coordinate the actions of multiple processors. First, messages can be passed between processors to initiate actions such as flushing a cache, stopping or starting another processor, or preempting a task. The messages are passed on the bus and allow multiple processors to run together smoothly, with rare need to lock the bus or memory.

Second, a set of synchronization instructions help maintain memory coherency. These instructions permit several processors to modify memory at the same time without inserting inaccuracies or ambiguities into shared data structures.

The self-dispatching mechanism — in addition to being used in single-processor systems — provides the means to increase the performance of a system merely by adding processors. Each processor can either work on the same pool of tasks (sharing the same queue with other processors) or can be restricted to its own queue.

When processors perform system operation, they synchronize themselves by using atomic operations and sending special messages between each other. In theory, changing the number of processors in a system does not require a software change. Software executes correctly regardless of the number of processors in the system; systems with more processors simply execute faster.

### 1.1.13 Interrupt Handling

The 80960MC can be interrupted in two ways: by the activation of one of four interrupt pins or by sending a message on the processor's data bus.

The 80960MC is unusual in that it automatically handles interrupts on a priority basis and can keep track of pending interrupts through its on-chip interrupt controller. Two of the interrupt pins can be configured to provide 8259A-style handshaking for expansion beyond four interrupt lines.

An interrupt message is made up of a vector number and an interrupt priority. When the interrupt priority is greater than that of the currently running task, the processor accepts the interrupt and uses the vector as an index into the interrupt table. When the priority of the interrupt message is below that of the current task, the processor saves the information in a section of the interrupt table reserved for pending interrupts.

### 1.1.14 Debug Features

The 80960MC has built-in debug capabilities, including two types of breakpoints and six trace modes. Debug features are controlled by two internal 32-bit registers: the Process-Controls Word and the Trace-Controls Word. By setting bits in these

control words, a software debug monitor can closely control how the processor responds during program execution.

The 80960MC has both hardware and software breakpoints. It provides two hardware breakpoint registers on-chip which, by using a special command, can be set to any value. When the instruction pointer matches either breakpoint register value, the breakpoint handling routine is automatically called.

The 80960MC also provides software breakpoints through the use of two instructions: MARK and FMARK. These can be placed at any point in a program and cause the processor to halt execution at that point and call the breakpoint handling routine. The breakpoint mechanism is easy to use and provides a powerful debugging tool.

Tracing is available for instructions (single step execution), calls and returns and branching. Each trace type may be enabled separately by a special debug instruction. In each case, the 80960MC executes the instruction first and then calls a trace handling routine (usually part of a software debug monitor). Further program execution is halted until the routine completes, at which time execution resumes at the next instruction. The 80960MC'S tracing mechanisms, implemented completely in hardware, greatly simplify the task of software test and debug.

### 1.1.15 Fault Detection

The 80960MC has an automatic mechanism to handle faults. There are ten fault types include floating point, trace and arithmetic faults. When the processor detects a fault, it automatically calls the appropriate fault handling routine and saves the current instruction pointer and necessary state information to make efficient recovery possible. The processor posts diagnostic information on the type of fault to a Fault Record. Like interrupt handling routines, fault handling routines are usually written to meet the needs of specific applications and are often included as part of the operating system or kernel.

For each of the ten fault types, numerous subtypes provide specific information about a fault. For example, a floating point fault may have the subtype set to an Overflow or Zero-Divide fault. The fault handler can use this specific information to respond correctly to the fault.

### 1.1.16 Inter-Agent Communications (IAC)

To coordinate their actions, processors in a multiple processor system need a means for communicating with each other. The 80960MC does this through a mechanism known as "IACs" — Inter-Agent Communication messages.

IAC messages cause a variety of actions including starting and stopping processors, flushing instruction caches and TLBs, and sending interrupts to other processors in the system. The upper 16 Mbytes of the processor's physical memory space is reserved for sending and receiving IAC messages.

### 1.1.17 Built-in Testability

Upon reset, the 80960MC automatically conducts an exhaustive internal test of its major blocks of logic. Then, before executing its first instruction, it does a zero check sum on the first eight words in memory to ensure that the memory image was programmed correctly. When a problem is discovered at any point during the self-test, the 80960MC asserts its FAILURE pin and does not begin program execution. Self test takes approximately 47,000 cycles to complete.

System manufacturers can use the 80960MC's self-test feature during incoming parts inspection. No special diagnostic programs need to be written. The test is both thorough and fast. The self-test capability helps ensure that defective parts are discovered before systems are shipped and, once in the field, the self-test makes it easier to distinguish between problems caused by processor failure and problems resulting from other causes.

### 1.1.18 Compatibility with 80960K-Series

Application programs written for the 80960K-Series microprocessors can be run on the 80960MC without modification. The 80960K-Series instruction set forms the core of the 80960MC's instructions, so binary compatibility is assured.

### 1.1.19 CHMOS

The 80960MC is fabricated using Intel's CHMOS IV (Complementary High Speed Metal Oxide Semiconductor) process. The 80960MC is currently available at 25 MHz.

**Table 4. 80960MC Pin Description: L-Bus Signals** (Sheet 1 of 3)

NAME	TYPE	DESCRIPTION															
CLK2	I	<b>SYSTEM CLOCK</b> provides the fundamental timing for 80960MC systems. It is divided by two inside the 80960MC to generate the internal processor clock. Refer to <b>Figure 16, Processor Clock Pulse (CLK2)</b> (pg. 21)															
LAD31:0	I/O T.S.	<b>LOCAL ADDRESS / DATA BUS</b> carries 32-bit physical addresses and data to and from memory. During an address ( $T_a$ ) cycle, bits 2-31 contain a physical word address (bits 0-1 indicate SIZE; see below). During a data ( $T_d$ ) cycle, bits 0-31 contain read or write data. These pins float to a high impedance state when not active.  Bits 0-1 comprise SIZE during a $T_a$ cycle. SIZE specifies burst transfer size in words.  <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>LAD1</th> <th>LAD0</th> <th></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>1 Word</td> </tr> <tr> <td>0</td> <td>1</td> <td>2 Words</td> </tr> <tr> <td>1</td> <td>0</td> <td>3 Words</td> </tr> <tr> <td>1</td> <td>1</td> <td>4 Words</td> </tr> </tbody> </table>	LAD1	LAD0		0	0	1 Word	0	1	2 Words	1	0	3 Words	1	1	4 Words
LAD1	LAD0																
0	0	1 Word															
0	1	2 Words															
1	0	3 Words															
1	1	4 Words															
ALE	O T.S.	<b>ADDRESS LATCH ENABLE</b> indicates the transfer of a physical address. $\overline{ALE}$ is asserted during a $T_a$ cycle and deasserted before the beginning of the $T_d$ state. It is active LOW and floats to a high impedance state during a hold cycle ( $T_h$ ).															

I/O = Input/Output, O = Output, I = Input, O.D. = Open Drain, T.S. = Three-state

Table 4. 80960MC Pin Description: L-Bus Signals (Sheet 2 of 3)

NAME	TYPE	DESCRIPTION
$\overline{\text{ADS}}$	O O.D.	<b>ADDRESS/DATA STATUS</b> indicates an address state. $\overline{\text{ADS}}$ is asserted every $T_a$ state and deasserted during the following $T_d$ state. For a burst transaction, $\overline{\text{ADS}}$ is asserted again every $T_d$ state where $\overline{\text{READY}}$ was asserted in the previous cycle.
$\text{W}/\overline{\text{R}}$	O O.D.	<b>WRITE/READ</b> specifies, during a $T_a$ cycle, whether the operation is a write or read. It is latched on-chip and remains valid during $T_d$ cycles.
$\text{DT}/\overline{\text{R}}$	O O.D.	<b>DATA TRANSMIT / RECEIVE</b> indicates the direction of data transfer to and from the L-Bus. It is low during $T_a$ and $T_d$ cycles for a read or interrupt acknowledgment; it is high during $T_a$ and $T_d$ cycles for a write. $\text{DT}/\overline{\text{R}}$ never changes state when $\overline{\text{DEN}}$ is asserted.
$\overline{\text{DEN}}$	O O.D.	<b>DATA ENABLE</b> (active low) enables data transceivers. The processor asserts $\overline{\text{DEN}}$ during all $T_d$ and $T_w$ states. The $\overline{\text{DEN}}$ line is an open drain-output of the 80960MC.
$\overline{\text{READY}}$	I	<b>READY</b> indicates that data on LAD lines can be sampled or removed. When $\overline{\text{READY}}$ is not asserted during a $T_d$ cycle, the $T_d$ cycle is extended to the next cycle by inserting a wait state ( $T_w$ ) and $\overline{\text{ADS}}$ is not asserted in the next cycle.
$\overline{\text{LOCK}}$	I/O O.D.	<b>BUS LOCK</b> prevents bus masters from gaining control of the L-Bus during Read/Modify/Write (RMW) cycles. The processor or any bus agent may assert $\overline{\text{LOCK}}$ .  At the start of a RMW operation, the processor examines the $\overline{\text{LOCK}}$ pin. When the pin is already asserted, the processor waits until it is not asserted. When the pin is not asserted, the processor asserts $\overline{\text{LOCK}}$ during the $T_a$ cycle of the read transaction. The processor deasserts $\overline{\text{LOCK}}$ in the $T_a$ cycle of the write transaction. During the time $\overline{\text{LOCK}}$ is asserted, a bus agent can perform a normal read or write but not a RMW operation.  The processor also asserts $\overline{\text{LOCK}}$ during interrupt-acknowledge transactions.  Do not leave $\overline{\text{LOCK}}$ unconnected. It must be pulled high for the processor to function properly.
$\overline{\text{BE}}3:\overline{\text{0}}$	O O.D.	<b>BYTE ENABLE LINES</b> specify the data bytes (up to four) on the bus which are used in the current bus cycle. $\overline{\text{BE}}3$ corresponds to LAD31:24; $\overline{\text{BE}}0$ corresponds to LAD7:0.  The byte enables are provided in advance of data:  Byte enables asserted during $T_a$ specify the bytes of the first data word.  Byte enables asserted during $T_d$ specify the bytes of the next data word, if any (the word to be transmitted following the next assertion of $\overline{\text{READY}}$ ).  Byte enables that occur during $T_d$ cycles that precede the last assertion of $\overline{\text{READY}}$ are undefined. Byte enables are latched on-chip and remain constant from one $T_d$ cycle to the next when $\overline{\text{READY}}$ is not asserted.  For reads, byte enables specify the byte(s) that the processor actually uses. L-Bus agents are required to assert only adjacent byte enables (e.g., asserting just $\overline{\text{BE}}0$ and $\overline{\text{BE}}2$ is not permitted) and are required to assert at least one byte enable. Address bits $A_0$ and $A_1$ can be decoded externally from the byte enables.

I/O = Input/Output, O = Output, I = Input, O.D. = Open Drain, T.S. = Three-state

**Table 4. 80960MC Pin Description: L-Bus Signals** (Sheet 3 of 3)

NAME	TYPE	DESCRIPTION
HOLD/ HLDAR	I	<p><b>HOLD:</b> A request from an external bus master to acquire the bus. When the processor receives HOLD and grants bus control to another master, it floats its three-state bus lines and open-drain control lines, asserts HLDA and enters the <math>T_h</math> state. When HOLD deasserts, the processor deasserts HLDA and enters the <math>T_i</math> or <math>T_a</math> state.</p> <p><b>HOLD ACKNOWLEDGE RECEIVED:</b> Indicates that the processor has acquired the bus. When the processor is initialized as the secondary bus master this input is interpreted as HLDAR.</p> <p>Refer to <a href="#">Figure 18, HOLD Timing (pg. 22)</a>.</p>
HLDA/ HOLDR	O T.S.	<p><b>HOLD ACKNOWLEDGE:</b> Relinquishes control of the bus to another bus master. When the processor is initialized as the primary bus master this output is interpreted as HLDA. When HOLD is deasserted, the processor deasserts HLDA and goes to either the <math>T_i</math> or <math>T_a</math> state.</p> <p><b>HOLD REQUEST:</b> Indicates a request to acquire the bus. When the processor is initialized as the secondary bus master this output is interpreted as HOLDR.</p> <p>Refer to <a href="#">Figure 18, HOLD Timing (pg. 22)</a>.</p>
CACHE/ TAG	O T.S.	<p><b>CACHE</b> indicates when an access is cacheable during a <math>T_a</math> cycle. It is not asserted during any synchronous access, such as a synchronous load or move instruction used for sending an IAC message. The CACHE signal floats to a high impedance state when the processor is idle.</p> <p><b>TAG</b> is an input/output signal that, during <math>T_d</math> and <math>T_w</math> cycles, identifies the contents of a 32-bit word as either data (TAG = 0) or an access descriptor (TAG = 1).</p>

I/O = Input/Output, O = Output, I = Input, O.D. = Open Drain, T.S. = Three-state

**Table 5. 80960MC Pin Description: Support Signals** (Sheet 1 of 2)

NAME	TYPE	DESCRIPTION
BADAC	I	<p><b>BAD ACCESS</b>, when asserted in the cycle following the one in which the last <math>\overline{\text{READY}}</math> of a transaction is asserted, indicates that an unrecoverable error has occurred on the current bus transaction or that a synchronous load/store instruction has not been acknowledged.</p> <p>During system reset the <math>\overline{\text{BADAC}}</math> signal is interpreted differently. When the signal is high, it indicates that this processor will perform system initialization. When low, another processor in the system will perform system initialization instead.</p>
RESET	I	<p><b>RESET</b> clears the processor's internal logic and causes it to reinitialize.</p> <p>During RESET assertion, the input pins are ignored (except for <math>\overline{\text{BADAC}}</math> and <math>\overline{\text{IAC/INT}}_0</math>), the three-state output pins are placed in a high impedance state and other output pins are placed in their non-asserted states.</p> <p>RESET must be asserted for at least 41 CLK2 cycles for a predictable RESET. The HIGH to LOW transition of RESET should occur after the rising edge of both CLK2 and the external bus clock and before the next rising edge of CLK2.</p> <p>Refer to <a href="#">Figure 17, RESET Signal Timing (pg. 21)</a>.</p>

I/O = Input/Output, O = Output, I = Input, O.D. = Open Drain, T.S. = Three-state

Table 5. 80960MC Pin Description: Support Signals (Sheet 2 of 2)

NAME	TYPE	DESCRIPTION
FAILURE	O O.D.	<b>INITIALIZATION FAILURE</b> indicates that the processor did not initialize correctly. After RESET deasserts and before the first bus transaction begins, FAILURE asserts while the processor performs a self-test. When the self-test completes successfully, then FAILURE deasserts. The processor then performs a zero checksum on the first eight words of memory. When it fails, FAILURE asserts for a second time and remains asserted. When it passes, system initialization continues and FAILURE remains deasserted.
IAC/INT <sub>0</sub> LOCAL PROCESSOR NUMBER	I	<b>INTERAGENT COMMUNICATION REQUEST/INTERRUPT 0</b> indicates an IAC message or an interrupt is pending. The bus interrupt control register determines how the signal is interpreted. To signal an interrupt or IAC request in a synchronous system, this pin — as well as the other interrupt pins — must be enabled by being deasserted for at least one bus cycle and then asserted for at least one additional bus cycle. In an asynchronous system the pin must remain deasserted for at least two bus cycles and then asserted for at least two more bus cycles.  <b>LOCAL PROCESSOR NUMBER</b> - this signal is interpreted differently during system reset. When the signal is a high voltage level it indicates that this processor is a primary bus master (local processor number = 0). When at a low voltage level it indicates that this processor is a secondary bus master (local processor number = 1).
INT <sub>1</sub>	I	<b>INTERRUPT 1</b> , like INT <sub>0</sub> , provides direct interrupt signaling.
INT <sub>2</sub> /INTR	I	<b>INTERRUPT2/INTERRUPT REQUEST</b> : The interrupt control register determines how this pin is interpreted. When INT <sub>2</sub> , it has the same interpretation as the INT <sub>0</sub> and INT <sub>1</sub> pins. When INTR, it is used to receive an interrupt request from an external interrupt controller.
INT <sub>3</sub> /INTA	I/O O.D.	<b>INTERRUPT3/INTERRUPT ACKNOWLEDGE</b> : The bus interrupt control register determines how this pin is interpreted. When INT <sub>3</sub> , it has the same interpretation as the INT <sub>0</sub> , INT1 and INT2 pins. When INTA, it is used as an output to control interrupt-acknowledge transactions. The INTA output is latched on-chip and remains valid during T <sub>d</sub> cycles; as an output, it is open-drain.
N.C.	N/A	<b>NOT CONNECTED</b> indicates pins should not be connected. Never connect any pin marked N.C. as these pins may be reserved for factory use.

I/O = Input/Output, O = Output, I = Input, O.D. = Open Drain, T.S. = Three-state



## 2.0 ELECTRICAL SPECIFICATIONS

### 2.1 Power and Grounding

The 80960MC is implemented in CHMOS IV technology and therefore has modest power requirements. Its high clock frequency and numerous output buffers (address/data, control, error and arbitration signals) can cause power surges as multiple output buffers simultaneously drive new signal levels. For clean on-chip power distribution,  $V_{CC}$  and  $V_{SS}$  pins separately feed the device's functional units. Power and ground connections must be made to all 80960MC power and ground pins. On the circuit board, all  $V_{CC}$  pins must be strapped closely together, preferably on a power plane; all  $V_{SS}$  pins should be strapped together, preferably on a ground plane.

### 2.2 Power Decoupling Recommendations

Place a liberal amount of decoupling capacitance near the 80960MC. When driving the L-bus the processor can cause transient power surges, particularly when connected to a large capacitive load.

Low inductance capacitors and interconnects are recommended for best high frequency electrical performance. Inductance is reduced by shortening board traces between the processor and decoupling capacitors as much as possible.


### 2.3 Connection Recommendations

For reliable operation, always connect unused inputs to an appropriate signal level. In particular, when one or more interrupt lines are not used, they should be pulled up. No inputs should ever be left floating.


All open-drain outputs require a pull-up device. While in most cases a simple pull-up resistor is adequate, a network of pull-up and pull-down resistors biased to a valid  $V_{IH}$  ( $>3.0$  V) and terminated in the characteristic impedance of the circuit board is recommended to limit noise and AC power consumption. [Figure 5](#) and [Figure 6](#) show recommended values for the resistor network for low and high current drive, assuming a characteristic impedance of  $100\ \Omega$ . Terminating output signals in this fashion limits signal swing and reduces AC power consumption.

#### NOTE:

Do not connect external logic to pins marked N.C.



**Figure 4. Connection Recommendations for Low Current Drive Network**



**Figure 5. Connection Recommendations for High Current Drive Network**

### 2.4 Characteristic Curves

[Figure 7](#) shows typical supply current requirements over the operating temperature range of the processor at supply voltage ( $V_{CC}$ ) of 5 V. [Figure 8](#) and [Figure 9](#) show the typical power supply current ( $I_{CC}$ ) that the 80960MC requires at various operating frequencies when measured at three input voltage ( $V_{CC}$ ) levels and two temperatures.

For a given output current ( $I_{OL}$ ) the curve in [Figure 10](#) shows the worst case output low voltage ( $V_{OL}$ ). [Figure 11](#) shows the typical capacitive derating curve for the 80960MC measured from 1.5V on the system clock (CLK) to 1.5V on the falling edge and 1.5V on the rising edge of the L-Bus address/data (LAD) signals.




Figure 6. Typical Supply Current vs. Case Temperature




Figure 7. Typical Current vs. Frequency (Room Temp)




Figure 8. Typical Current vs. Frequency (Hot Temp)




Figure 9. Worst-Case Voltage vs. Output Current on Open-Drain Pins




Figure 10. Capacitive Derating Curve

## 2.5 Test Load Circuit

Figure 12 illustrates the load circuit used to test the 80960MC's three-state pins; Figure 13 shows the load circuit used to test the open drain outputs. The open drain test uses an active load circuit in the form of a matched diode bridge. Since the open-drain outputs sink current, only the  $I_{OL}$  legs of the bridge are necessary and the  $I_{OH}$  legs are not used. When the 80960MC driver under test is turned off, the output pin is pulled up to  $V_{REF}$  (i.e.,  $V_{OH}$ ). Diode  $D_1$  is turned off and the  $I_{OL}$  current source flows through diode  $D_2$ .

When the 80960MC open-drain driver under test is on, diode  $D_1$  is also on and the voltage on the pin being tested drops to  $V_{OL}$ . Diode  $D_2$  turns off and  $I_{OL}$  flows through diode  $D_1$ .




Figure 11. Test Load Circuit for Three-State Output Pins




Figure 12. Test Load Circuit for Open-Drain Output Pins

## 2.6 Absolute Maximum Ratings

Operating Temperature (PGA) ..... 0° C to +85° C Case  
 Storage Temperature..... -65° C to +150° C  
 Voltage on Any Pin ..... -0.5 V to VCC +0.5 V  
 Power Dissipation ..... 2.5 W (25 MHz)

**NOTICE:** This is a production data sheet. The specifications are subject to change without notice.

*\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

## 2.7 DC Characteristics

PGA: 80960MC (25 MHz)  $T_{CASE} = 0^{\circ} C$  to  $+85^{\circ} C$ ,  $V_{CC} = 5V \pm 5\%$

**Table 6. DC Characteristics**

Symbol	Parameter	Min	Max	Units	Notes
$V_{IL}$	Input Low Voltage	-0.3	+0.8	V	
$V_{IH}$	Input High Voltage	2.0	$V_{CC} + 0.3$	V	
$V_{CL}$	CLK2 Input Low Voltage	-0.3	+0.8	V	
$V_{CH}$	CLK2 Input High Voltage	$0.55 V_{CC}$	$V_{CC} + 0.3$	V	
$V_{OL}$	Output Low Voltage		0.45	V	(1,2)
$V_{OH}$	Output High Voltage	2.4		V	(3,4)
$I_{CC}$	Power Supply Current: 16 MHz 20 MHz 25 MHz		315	mA	(5)
			360	mA	(5)
			420	mA	(5)
$I_{LI}$	Input Leakage Current		$\pm 15$	$\mu A$	$0 \leq V_{IN} \leq V_{CC}$
$I_{LO}$	Output Leakage Current		$\pm 15$	$\mu A$	$0.45 \leq V_O \leq V_{CC}$
$C_{IN}$	Input Capacitance		10	pF	$f_C = 1$ MHz (6)
$C_O$	Output Capacitance		12	pF	$f_C = 1$ MHz (6)
$C_{CLK}$	Clock Capacitance		10	pF	$f_C = 1$ MHz (6)

### NOTES:

- For three-state outputs, this parameter is measured at:
  - Address/Data 4.0 mA
  - Controls 5.0 mA
- For open-drain outputs 25 mA
- This parameter is measured at:
  - Address/Data -1.0 mA
  - Controls -0.9 mA
  - $\overline{ALE}$  -5.0 mA
- Not measured on open-drain outputs.
- Measured at worst case frequency,  $V_{CC}$  and temperature, with device operating and outputs loaded to the test conditions in [Figure 12](#) and [Figure 13](#). [Figure 7](#), [Figure 8](#) and [Figure 9](#) indicate typical values.
- Input, output and clock capacitance are not tested.

## 2.8 AC Specifications

This section describes the AC specifications for the 80960MC pins. All input and output timings are specified relative to the 1.5 V level of the rising edge of CLK2. For output timings the specifications refer to the time it takes the signal to reach 1.5 V.

For input timings the specifications refer to the time at which the signal reaches (for input setup) or leaves (for hold time) the TTL levels of LOW (0.8 V) or HIGH (2.0 V). All AC testing should be done with input voltages of 0.4 V and 2.4 V, except for the clock (CLK2), which should be tested with input voltages of 0.45 V and 0.55  $V_{CC}$ .





Figure 13. Drive Levels and Timing Relationships for 80960MC Signals



A4484-01

Figure 14. Timing Relationship of L-Bus Signals




Figure 15. System and Processor Clock Relationship

Table 7. 80960MC AC Characteristics (25 MHz)

Symbol	Parameter	Min	Max	Units	Notes
Input Clock					
T <sub>1</sub>	Processor Clock Period (CLK2)	20	125	ns	V <sub>IN</sub> = 1.5V
T <sub>2</sub>	Processor Clock Low Time (CLK2)	5		ns	V <sub>IL</sub> = 10% Point = 1.2V
T <sub>3</sub>	Processor Clock High Time (CLK2)	5		ns	V <sub>IH</sub> = 90% Point = 0.1V + 0.5 V <sub>CC</sub>
T <sub>4</sub>	Processor Clock Fall Time (CLK2)		10	ns	V <sub>IN</sub> = 90% Point to 10% Point (1)
T <sub>5</sub>	Processor Clock Rise Time (CLK2)		10	ns	V <sub>IN</sub> = 10% Point to 90% Point (1)
Synchronous Outputs					
T <sub>6</sub>	Output Valid Delay	2	18	ns	
T <sub>6H</sub>	HLDA Output Valid Delay	4	23	ns	
T <sub>7</sub>	$\overline{\text{ALE}}$ Width	12		ns	
T <sub>8</sub>	$\overline{\text{ALE}}$ Output Valid Delay	2	18	ns	
T <sub>9</sub>	Output Float Delay	2	18	ns	(2)
T <sub>9H</sub>	HLDA Output Float Delay	4	20	ns	(2)
Synchronous Inputs					
T <sub>10</sub>	Input Setup 1	3		ns	(3)
T <sub>11</sub>	Input Hold	5		ns	(3)
T <sub>11H</sub>	HOLD Input Hold	4		ns	
T <sub>12</sub>	Input Setup 2	7		ns	
T <sub>13</sub>	Setup to $\overline{\text{ALE}}$ Inactive	8		ns	
T <sub>14</sub>	Hold after $\overline{\text{ALE}}$ Inactive	8		ns	
T <sub>15</sub>	Reset Hold	3		ns	
T <sub>16</sub>	Reset Setup	5		ns	
T <sub>17</sub>	Reset Width	820		ns	41 CLK2 Periods Minimum

**NOTES:**

1. Clock rise and fall times are not tested.
2. A float condition occurs when the maximum output current becomes less than I<sub>LO</sub>. Float delay is not tested; however, it should not be longer than the valid delay.
3. LAD31:0,  $\overline{\text{BADAC}}$ , HOLD,  $\overline{\text{LOCK}}$  and  $\overline{\text{READY}}$  are synchronous inputs.  $\overline{\text{IAC}}/\overline{\text{INT}}_0$ , INT<sub>1</sub>, INT<sub>2</sub>/INT<sub>R</sub> and  $\overline{\text{INT}}_3$  may be synchronous or asynchronous.






Figure 16. Processor Clock Pulse (CLK2)




Figure 17. RESET Signal Timing




Figure 18. HOLD Timing

## 2.9 Design Considerations

Input hold times can be disregarded by the designer whenever the input is removed because a subsequent output from the processor is deasserted (e.g.,  $\overline{DEN}$  becomes deasserted).

In other words, whenever the processor generates an output that indicates a transition into a subsequent state, the processor must have sampled any inputs for the previous state.

Similarly, whenever the processor generates an output that indicates a transition into a subsequent state, any outputs that are specified to be three stated in this new state are guaranteed to be three stated.

## 3.0 MECHANICAL DATA

### 3.1 Packaging

The 80960MC is available in one package type: a 132-lead ceramic pin-grid array (PGA). Pins are arranged 0.100 inch (2.54 mm) center-to-center, in a 14 by 14 matrix, three rows around (see Figure 20). Dimensions for the PGA package type is given in the Intel *Packaging* handbook (Order #240800).

#### 3.1.1 Pin Assignment

Figure 21 shows the view from the PGA bottom (pins facing up). Table 8 and Table 9 list the function of each PGA pin.




Figure 19. 132-Lead Pin-Grid Array (PGA) Package




Figure 20. 80960MC PGA Pinout—View from Bottom (Pins Facing Up)




Figure 21. 80960MC PGA Pinout—View from Top (Pins Facing Down)

### 3.2 Pinout

Table 8. 80960MC PGA Pinout — In Pin Order

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
A1	V <sub>CC</sub>	C6	LAD <sub>20</sub>	H1	W/R	M10	V <sub>SS</sub>
A2	V <sub>SS</sub>	C7	LAD <sub>13</sub>	H2	$\overline{BE}_0$	M11	V <sub>CC</sub>
A3	LAD <sub>19</sub>	C8	LAD <sub>8</sub>	H3	$\overline{LOCK}$	M12	N.C.
A4	LAD <sub>17</sub>	C9	LAD <sub>3</sub>	H12	N.C.	M13	N.C.
A5	LAD <sub>16</sub>	C10	V <sub>CC</sub>	H13	N.C.	M14	N.C.
A6	LAD <sub>14</sub>	C11	V <sub>SS</sub>	H14	N.C.	N1	V <sub>SS</sub>
A7	LAD <sub>11</sub>	C12	$\overline{INT}_3/\overline{INTA}$	J1	DT/R	N2	N.C.
A8	LAD <sub>9</sub>	C13	INT <sub>1</sub>	J2	$\overline{BE}_2$	N3	N.C.
A9	LAD <sub>7</sub>	C14	$\overline{IAC}/\overline{INT}_0$	J3	V <sub>SS</sub>	N4	N.C.
A10	LAD <sub>5</sub>	D1	$\overline{ALE}$	J12	N.C.	N5	N.C.
A11	LAD <sub>4</sub>	D2	$\overline{ADS}$	J13	N.C.	N6	N.C.
A12	LAD <sub>1</sub>	D3	HLDA/HOLDR	J14	N.C.	N7	N.C.
A13	INT <sub>2</sub> /INTR	D12	V <sub>CC</sub>	K1	$\overline{BE}_3$	N8	N.C.
A14	V <sub>CC</sub>	D13	N.C.	K2	FAILURE	N9	N.C.
B1	LAD <sub>23</sub>	D14	N.C.	K3	V <sub>SS</sub>	N10	N.C.
B2	LAD <sub>24</sub>	E1	LAD <sub>28</sub>	K12	V <sub>CC</sub>	N11	N.C.
B3	LAD <sub>22</sub>	E2	LAD <sub>26</sub>	K13	N.C.	N12	N.C.
B4	LAD <sub>21</sub>	E3	LAD <sub>27</sub>	K14	N.C.	N13	N.C.
B5	LAD <sub>18</sub>	E12	N.C.	L1	$\overline{DEN}$	N14	N.C.
B6	LAD <sub>15</sub>	E13	V <sub>SS</sub>	L2	N.C.	P1	V <sub>CC</sub>
B7	LAD <sub>12</sub>	E14	N.C.	L3	V <sub>CC</sub>	P2	N.C.
B8	LAD <sub>10</sub>	F1	LAD <sub>29</sub>	L12	V <sub>SS</sub>	P3	N.C.
B9	LAD <sub>6</sub>	F2	LAD <sub>31</sub>	L13	N.C.	P4	N.C.
B10	LAD <sub>2</sub>	F3	CACHE/TAG	L14	N.C.	P5	N.C.
B11	CLK2	F12	N.C.	M1	N.C.	P6	N.C.
B12	LAD <sub>0</sub>	F13	N.C.	M2	V <sub>CC</sub>	P7	N.C.
B13	RESET	F14	N.C.	M3	V <sub>SS</sub>	P8	N.C.
B14	V <sub>SS</sub>	G1	LAD <sub>30</sub>	M4	V <sub>SS</sub>	P9	N.C.
C1	HOLD/HLDAR	G2	$\overline{READY}$	M5	V <sub>CC</sub>	P10	N.C.
C2	LAD <sub>25</sub>	G3	$\overline{BE}_1$	M6	N.C.	P11	N.C.
C3	$\overline{BADAC}$	G12	N.C.	M7	N.C.	P12	N.C.
C4	V <sub>CC</sub>	G13	N.C.	M8	N.C.	P13	V <sub>SS</sub>
C5	V <sub>SS</sub>	G14	N.C.	M9	N.C.	P14	V <sub>CC</sub>

NOTES: Do not connect any external logic to any pins marked N.C.

Table 9. 80960MC PGA Pinout — In Signal Order

Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin
ADS	D2	LAD <sub>15</sub>	B6	N.C.	J14	N.C.	P9
ALE	D1	LAD <sub>16</sub>	A5	N.C.	K13	N.C.	P10
BADAC	C3	LAD <sub>17</sub>	A4	N.C.	K14	N.C.	P11
$\overline{BE}_0$	H2	LAD <sub>18</sub>	B5	N.C.	L13	N.C.	P12
$\overline{BE}_1$	G3	LAD <sub>19</sub>	A3	N.C.	L14	N.C.	L2
$\overline{BE}_2$	J2	LAD <sub>20</sub>	C6	N.C.	M1	READY	G2
$\overline{BE}_3$	K1	LAD <sub>21</sub>	B4	N.C.	M6	RESET	B13
CACHE	F3	LAD <sub>22</sub>	B3	N.C.	M7	V <sub>CC</sub>	A1
CLK2	B11	LAD <sub>23</sub>	B1	N.C.	M8	V <sub>CC</sub>	A14
$\overline{DEN}$	L1	LAD <sub>24</sub>	B2	N.C.	M9	V <sub>CC</sub>	C4
$\overline{DT/R}$	J1	LAD <sub>25</sub>	C2	N.C.	M12	V <sub>CC</sub>	C10
$\overline{FAILURE}$	K2	LAD <sub>26</sub>	E2	N.C.	M13	V <sub>CC</sub>	D12
HLDA/HOLDR	D3	LAD <sub>27</sub>	E3	N.C.	M14	V <sub>CC</sub>	K12
HOLD/HLDAR	C1	LAD <sub>28</sub>	E1	N.C.	N2	V <sub>CC</sub>	L3
$\overline{IAC/INT}_0$	C14	LAD <sub>29</sub>	F1	N.C.	N3	V <sub>CC</sub>	M2
INT <sub>1</sub>	C13	LAD <sub>30</sub>	G1	N.C.	N4	V <sub>CC</sub>	M5
INT <sub>2</sub> /INTR	A13	LAD <sub>31</sub>	F2	N.C.	N5	V <sub>CC</sub>	M11
$\overline{INT}_3/\overline{INTA}$	C12	LOCK	H3	N.C.	N6	V <sub>CC</sub>	P1
LAD <sub>0</sub>	B12	N.C.	D13	N.C.	N7	V <sub>CC</sub>	P14
LAD <sub>1</sub>	A12	N.C.	D14	N.C.	N8	V <sub>SS</sub>	A2
LAD <sub>2</sub>	B10	N.C.	E12	N.C.	N9	V <sub>SS</sub>	B14
LAD <sub>3</sub>	C9	N.C.	E14	N.C.	N10	V <sub>SS</sub>	C5
LAD <sub>4</sub>	A11	N.C.	F12	N.C.	N11	V <sub>SS</sub>	C11
LAD <sub>5</sub>	A10	N.C.	F13	N.C.	N12	V <sub>SS</sub>	E11
LAD <sub>6</sub>	B9	N.C.	F14	N.C.	N13	V <sub>SS</sub>	J3
LAD <sub>7</sub>	A9	N.C.	G12	N.C.	N14	V <sub>SS</sub>	K3
LAD <sub>8</sub>	C8	N.C.	G13	N.C.	P2	V <sub>SS</sub>	L12
LAD <sub>9</sub>	A8	N.C.	G14	N.C.	P3	V <sub>SS</sub>	M3
LAD <sub>10</sub>	B8	N.C.	H12	N.C.	P4	V <sub>SS</sub>	M4
LAD <sub>11</sub>	A7	N.C.	H13	N.C.	P5	V <sub>SS</sub>	M10
LAD <sub>12</sub>	B7	N.C.	H14	N.C.	P6	V <sub>SS</sub>	N1
LAD <sub>13</sub>	C7	N.C.	J12	N.C.	P7	V <sub>SS</sub>	P13
LAD <sub>14</sub>	A6	N.C.	J13	N.C.	P8	W/R	H1

NOTE: Do not connect external logic to any pins marked N.C.

### 3.3 Package Thermal Specification

The 80960MC is specified for operation when case temperature is within the range 0°C to 85°C (PGA). Measure case temperature at the top center of the package. Ambient temperature can be calculated from:


- $T_J = T_C + P \cdot \theta_{JC}$
- $T_A = T_J + P \cdot \theta_{JA}$
- $T_C = T_A + P \cdot [\theta_{JA} - \theta_{JC}]$

Values for  $\theta_{JA}$  and  $\theta_{JC}$  for various airflows are given in [Table 10](#) for the PGA package. The PGA's  $\theta_{JA}$  can be reduced by adding a heatsink.

Maximum allowable ambient temperature ( $T_A$ ) permitted without exceeding  $T_C$  is shown by the graphs in [Figure 23](#), [Figure 24](#) and [Figure 25](#). The curves assume the maximum permitted supply current ( $I_{CC}$ ) at each speed,  $V_{CC}$  of +5.0 V and a  $T_{CASE}$  of +85° C (PGA).

**Table 10. 80960MC PGA Package Thermal Characteristics**

Thermal Resistance — °C/Watt							
Parameter	Airflow — ft./min (m/sec)						
	0 (0)	50 (0.25)	100 (0.50)	200 (1.01)	400 (2.03)	600 (3.04)	800 (4.06)
$\theta$ Junction-to-Case	2	2	2	2	2	2	2
$\theta$ Case-to-Ambient (No Heatsink)	19	18	17	15	12	10	9
$\theta$ Case-to-Ambient (Omnidirectional Heatsink)	16	15	14	12	9	7	6
$\theta$ Case-to-Ambient (Unidirectional Heatsink)	15	14	13	11	8	6	5



**NOTES:**

1. This table applies to 80960MC PGA plugged into socket or soldered directly to board.
2.  $\theta_{JA} = \theta_{JC} + \theta_{CA}$
3.  $\theta_{J-CAP} = 4^\circ\text{C/W}$  (approx.)  
 $\theta_{J-PIN} = 4^\circ\text{C/W}$  (inner pins) (approx.)  
 $\theta_{J-PIN} = 8^\circ\text{C/W}$  (outer pins) (approx.)






Figure 22. 25 MHz Maximum Allowable Ambient Temperature

## 4.0 WAVEFORMS

The following figures present waveforms for various transactions on the 80960MC'S local bus:

- [Figure 23, Non-Burst Read and Write Transactions Without Wait States \(pg. 30\)](#)
- [Figure 24, Burst Read and Write Transaction Without Wait States \(pg. 31\)](#)
- [Figure 25, Burst Write Transaction with 2, 1, 1, 1 Wait States \(pg. 32\)](#)
- [Figure 26, Accesses Generated by Quad Word Read Bus Request, Misaligned Two Bytes from Quad Word Boundary \(1, 0, 0, 0 Wait States\) \(pg. 33\)](#)
- [Figure 27, Interrupt Acknowledge Transaction \(pg. 34\)](#)
- [Figure 28, Bus Exchange Transaction \(PBM = Primary Bus Master, SBM = Secondary Bus Master\) \(pg. 35\)](#)




Figure 23. Non-Burst Read and Write Transactions Without Wait States




Figure 24. Burst Read and Write Transaction Without Wait States




Figure 25. Burst Write Transaction with 2, 1, 1, 1 Wait States




Figure 26. Accesses Generated by Quad Word Read Bus Request, Misaligned Two Bytes from Quad Word Boundary (1, 0, 0, 0 Wait States)




Figure 27. Interrupt Acknowledge Transaction




Figure 28. Bus Exchange Transaction (PBM = Primary Bus Master, SBM = Secondary Bus Master)

## 5.0 REVISION HISTORY

No revision history was maintained in earlier revisions of this data sheet. All errata that has been identified to date is incorporated into this revision. The sections significantly changed since the previous revision are:

Section	Last Rev.	Description
		This is the initial commercial data sheet for the A80960MC.