Data Sheet June 1, 2005 FN8104.0

Serial AUTOSTORE™ NOVRAM

FEATURES

- AUTOSTORE NOVRAM
 - Automatically performs a store operation upon loss of V_{CC}
- Single 5V supply
- · Ideal for use with single chip microcomputers
 - -Minimum I/O interface
 - —Serial port compatible (COPS[™], 8051)
 - -Easily interfaced to microcontroller ports
- Software and hardware control of nonvolatile functions
- · Auto recall on power-up
- TTL and CMOS compatible
- Low power dissipation
 - —Active current: 10mA
 - —Standby current: 50µA
- 8-lead PDIP and 8-lead SOIC packages
- · High reliability
 - —Store cycles: 1,000,000 —data retention: 100 years

DESCRIPTION


The Intersil X24C45 is a serial 256-bit NOVRAM featuring a static RAM configured 16 x 16, overlaid bit-by-bit with a nonvolatile EEPROM array. The X24C45 is fabricated with Intersil's Advanced CMOS Floating Gate technology.

The Intersil NOVRAM design allows data to be transferred between the two memory arrays by means of software commands or external hardware inputs. A store operation (RAM data to EEPROM) is completed in 5ms or less and a recall operation (EEPROM data to RAM) is completed in 2us or less.

The X24C45 also includes the AUTOSTORE feature, a user selectable feature that automatically performs a store operation when V_{CC} falls below a preset threshold.

Intersil NOVRAMs are designed for unlimited write operations to RAM, either from the host or recalls from EEPROM and a minimum 1,000,000 store operations. Inherent data retention is specified to be greater than 100 years.

IBLOCK DIAGRAM



PIN DESCRIPTIONS

Chip Enable (CE)

The Chip Enable input must be HIGH to enable all read/write operations. CE must remain HIGH following a Read or Write command until the data transfer is complete. CE LOW places the X24C45 in the low power standby mode and resets the instruction register. Therefore, CE must be brought LOW after the completion of an operation in order to reset the instruction register in preparation for the next command.

Serial Clock (SK)

The Serial Clock input is used to clock all data into and out of the device.

Data In (DI)

Data In is the serial data input.

Data Out (DO)

Data Out is the serial data output. It is in the high impedance state except during data output cycles in response to a READ instruction.


AUTOSTORE Output (AS)

 $\overline{\text{AS}}$ is an open drain output which, when asserted indicates V_{CC} has fallen below the AUTOSTORE threshold (V_{ASTH}). $\overline{\text{AS}}$ may be wire-ORed with multiple open drain outputs and used as an interrupt input to a microcontroller or as an input to a low power reset circuit.

RECALL

RECALL LOW will initiate an internal transfer of data from EEPROM to the RAM array.

PIN CONFIGURATION



PIN NAMES

Symbol	Description
CE	Chip Enable
SK	Serial Clock
DI	Serial Data In
DO	Serial Data Out
RECALL	Recall Input
ĀS	AUTOSTORE Oput
V _{CC}	+5V
V _{SS}	Ground

intersil FN8104.0
June 1, 2005

DEVICE OPERATION

The X24C45 contains an 8-bit instruction register. It is accessed via the DI input, with data being clocked in on the rising edge of SK. CE must be HIGH during the entire data transfer operation.

Table 1. contains a list of the instructions and their operation codes. The most significant bit (MSB) of all instructions is a logic one (HIGH), bits 6 through 3 are either RAM address bits (A) or don't cares (X) and bits 2 through 0 are the operation codes. The X24C45 requires the instruction to be shifted in with the MSB first.

After CE is HIGH, the X24C45 will not begin to interpret the data stream until a logic "1" has been shifted in on DI. Therefore, CE may be brought HIGH with SK running and DI LOW. DI must then go HIGH to indicate the start condition of an instruction before the X24C45 will begin any action.

In addition, the SK clock is totally static. The user can completely stop the clock and data shifting will be stopped. Restarting the clock will resume shifting of data.

RCL and RECALL

Either a software RCL instruction or a LOW on the RECALL input will initiate a transfer of EEPROM data into RAM. This software or hardware recall operation sets an internal "previous recall" latch. This latch is reset upon power-up and must be intentionally set by

the user to enable any write or store operations. Although a recall operation is performed upon power-up, the previous recall latch is not set by this operation.

WRDS and WREN

Internally the X24C45 contains a "write enable" latch. This latch must be set for either writes to the RAM or store operations to the EEPROM. The WREN instruction sets the latch and the WRDS instruction resets the latch, disabling both RAM writes and EEPROM stores, effectively protecting the nonvolatile data from corruption. The write enable latch is automatically reset on power-up.

STO

The software STO instruction will initiate a transfer of data from RAM to EEPROM. In order to safeguard against unwanted store operations, the following conditions must be true:

- STO instruction issued.
- The internal "write enable" latch must be set (WREN instruction issued).
- The "previous recall" latch must be set (either a software or hardware recall operation).

Once the store cycle is initiated, all other device functions are inhibited. Upon completion of the store cycle, the write enable latch is reset. Refer to Figure 4 for a state diagram description of enabling/disabling conditions for store operations.

Table 1. Instruction Set

Instruction	Format, I ₂ I ₁ I ₀	Operation
WRDS (Figure 3)	1XXXX000	Reset Write Enable Latch (Disables Writes and Stores)
STO (Figure 3)	1XXXX001	STORE RAM Data in EEPROM
ENAS	1XXXX010	Enable AUTOSTORE Feature
WRITE (Figure 2)	1AAAA011	Write Data into RAM Address AAAA
WREN (Figure 3)	1XXXX100	Set Write Enable Latch (Enables Writes and Stores)
RCL (Figure 3)	1XXXX101	Recall EEPROM Data into RAM
READ (Figure 1)	1AAAA11X	Read Data from RAM Address AAAA

intersil FN8104.0

WRITE

The WRITE instruction contains the 4-bit address of the word to be written. The write instruction is immediately followed by the 16-bit word to be written. CE must remain HIGH during the entire operation. CE must go LOW before the next rising edge of SK. If CE is brought LOW prematurely (after the instruction but before 16 bits of data are transferred), the instruction register will be reset and the data that was shifted-in will be written to RAM.

If CE is kept HIGH for more than 24 SK clock cycles (8-bit instruction plus 16-bit data), the data already shifted-in will be overwritten.

READ

The READ instruction contains the 4-bit address of the word to be accessed. Unlike the other six instructions, I_0 of the instruction word is a "don't care". This provides two advantages. In a design that ties both DI and DO together, the absence of an eighth bit in the instruction allows the host time to convert an I/O line from an output to an input. Secondly, it allows for valid data output during the ninth SK clock cycle.

D0, the first bit output during a read operation, is truncated. That is, it is internally clocked by the falling edge of the eighth SK clock; whereas, all succeeding bits are clocked by the rising edge of SK (refer to Read Cycle Diagram).

LOW POWER MODE

When CE is LOW, non-critical internal devices are powered-down, placing the device in the standby power mode, thereby minimizing power consumption.

AUTOSTORE Feature

The AUTOSTORE instruction (ENAS) sets the "AUTOSTORE enable" latch, allowing the X24C45 to automatically perform a store operation when V_{CC} falls below the AUTOSTORE threshold (V_{ASTH}).

Notes: X = Don't Care A = Address

WRITE PROTECTION

The X24C45 provides two software write protection mechanisms to prevent inadvertent stores of unknown data.

Power-Up Condition

Upon power-up the "write enable" and "AUTOSTORE enable" latches are in the reset state, disabling any store operation.

Unknown Data Store

The "previous recall" latch must be set after power-up. It may be set only by performing a software or hardware recall operation, which assures that data in all RAM locations is valid.

SYSTEM CONSIDERATIONS

Power-Up Recall

The X24C45 performs a power-up recall that transfers the EEPROM contents to the RAM array. Although the data may be read from the RAM array, this recall does not set the "previous recall" latch. During this power-up recall operation, all commands are ignored. Therefore, the host should delay any operations with the X24C45 a minimum of t_{PUR} after V_{CC} is stable.

intersil FN8104.0
June 1, 2005






Figure 2. RAM Write






Figure 3. Non-Data Operations



<u>intersil</u>

Figure 4. FX24C45 State Diagram



ABSOLUTE MAXIMUM RATINGS

Temperature under bias	65°C to +135°C
Storage temperature	65°C to +150°C
Voltage on any pin	
with respect to V _{SS}	1V to +7V
D.C. output current	5mA
Lead temperature (soldering 10) seconds) 300°C

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; the functional operation of the device (at these or any other conditions above those indicated in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Temperature	Min.	Max.
Commercial	0°C	+70°C
Industrial	-40°C	+85°C
Military	-55°C	+125°C

Supply Voltage	Limits
X24C45	5V ±10%

D.C. OPERATING CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

		Limits			
Symbol	Parameter	Min. Max.		Unit	Test Conditions
I _{CC1}	V _{CC} supply current (TTL inputs)		10	mA	SK = 0.4V/2.4V Levels @ 1MHz, DO = open, All other inputs = V _{IH}
I _{CC2}	V _{CC} supply current (during AUTOSTORE)		2	mA	All inputs = V _{IH} , CE = V _{IL} DO = open, V _{CC} = 4.3V
I _{SB1}	V _{CC} standby current (TTL inputs)		1	mA	DO = Open, CE = V _{IL} , All other inputs = V _{IH}
I _{SB2}	V _{CC} standby current (CMOS inputs)		50	μA	DO = Open, CE = V_{SS} , All other inputs = $V_{CC} - 0.3V$
I _{LI}	Input load current		10	μA	$V_{IN} = V_{SS}$ to V_{CC}
I _{LO}	Output leakage current		10	μA	$V_{OUT} = V_{SS}$ to V_{CC}
V _{IL} (1)	Input LOW voltage	-1	0.8	V	
V _{IH} ⁽¹⁾	Input HIGH voltage	2	V _{CC} + 1	V	
V _{OL}	Output LOW voltage		0.4	V	I _{OL} = 4.2mA
V _{OH}	Output HIGH voltage	2.4		V	I _{OH} = -2mA
V _{OL(AS)}	Output LOW voltage (AS)		0.4	V	I _{OL(AS)} = 1mA

ENDURANCE AND DATA RETENTION

Parameter	Min.	Unit
Endurance	100,000 Data changes per bit	
Store cycles	cycles 1,000,000 Store cycles	
Data retention	100	Years

CAPACITANCE $T_A = +25$ °C, f = 1MHz, $V_{CC} = 5$ V


Symbol	Parameter	Max.	Unit	Test Conditions
C _{OUT} ⁽²⁾	Output capacitance	8	pF	V _{OUT} = 0V
C _{IN} ⁽²⁾	Input capacitance	6	pF	$V_{IN} = 0V$

Notes: (1) V_{IL} min. and V_{IH} max. are for reference only and are not tested.

FN8104.0 June 1, 2005

⁽²⁾ This parameter is periodically sampled and not 100% tested.

EQUIVALENT A.C. LOAD CIRCUIT



A.C. CONDITIONS OF TEST

Input pulse levels	0V to 3V
Input rise and fall times	10ns
Input and output timing levels	1.5V

A.C. CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)

Read and Write Cycle Limits

Symbol	Parameter	Min.	Max.	Unit
F _{SK} ⁽³⁾	SK frequency		1	MHz
t _{SKH}	SK positive pulse width	400		ns
t _{SKL}	SK negative pulse width	400		ns
t _{DS}	Data setup time	400		ns
t _{DH}	Data hold time	80		ns
t _{PD1}	SK to data bit 0 valid		375	ns
t _{PD}	SK to data valid		375	ns
t _Z	Chip enable to output high Z		1	μs
t _{CES}	Chip enable setup	800		ns
t _{CEH}	Chip enable hold	350		ns
t _{CDS}	Chip deselect	800		ns


POWER-UP TIMING

Symbol	Parameter	Max.	Unit
t _{PUR} ⁽⁴⁾	Power-up to read operation	200	μs
t _{PUW} ⁽⁴⁾	Power-up to write or store operation	5	ms


Notes: (3) SK rise and fall times must be less than 50ns.

⁽⁴⁾ t_{PUR} and t_{PUW} are the delays required from the time V_{CC} is stable until the specified operation can be initiated. These parameters are periodically sampled and not 100% tested.

Write Cycle



Read Cycle




NONVOLATILE OPERATIONS

Operation	RECALL	Software Instruction	Write Enable Latch State	Previous Recall Latch State
Hardware recall	0	NOP ⁽⁵⁾	X	X
Software recall	1	RCL	X	Х
Software store	1	STO	SET	SET

ARRAY RECALL LIMITS

Symbol	Parameter	Min.	Max.	Unit
t _{RCC}	Recall cycle time	2		μs
t _{RCP}	Recall pulse width ⁽⁶⁾	500		ns
t _{RCZ}	Recall to output in high Z		500	ns

Recall Timing



SOFTWARE STORE CYCLE LIMITS

Symbol	Parameter	Min.	Typ. ⁽⁷⁾	Max.	Unit
t _{ST}	Store time after clock 8 of STO command		2	5	ms


Notes: (5) NOP designates when the X24C45 is not currently executing an instruction.


- (6) RECALL rise time must be <10μs.
 (7) Typical values are for T_A = 25°C and nominal supply voltage.

AUTOSTORE CYCLE LIMITS

Symbol	Parameter	Min.	Max.	Unit
t _{ASTO}	AUTOSTORE cycle time		5	ms
V _{ASTH}	AUTOSTORE threshold voltage	4.0	4.3	V
V _{ASEND}	AUTOSTORE cycle end voltage	3.5		V

AUTOSTORE Cycle Timing Diagrams






SYMBOL TABLE

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
_////	May change from LOW to HIGH	Will change from LOW to HIGH
	May change from HIGH to LOW	Will change from HIGH to LOW
	Don't Care: Changes Allowed	Changing: State Not Known
⋙	N/A	Center Line is High Impedance

FN8104.0 June 1, 2005

Ordering Information



All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com