

FEATURES

Offset voltage: 2.5 mV max
Low input bias current: 1 pA max
Single-supply operation: 5 V to 16 V
Dual-supply operation: ± 2.5 V to ± 8 V
Low noise: 8 nV/ $\sqrt{\text{Hz}}$ @ 10 kHz
Wide bandwidth: 4 MHz
Rail-to-rail output
Unity gain stable
Lead-free packaging

APPLICATIONS

Sensor amplification
Reference buffers
Medical equipment
Physiological measurements
Signal filters and conditioning
Consumer audio
Photodiode amplification
ADC driver
Level shifting circuits

PIN CONFIGURATIONS




Figure 1. AD8666, 8-Lead SOIC_N (R-8)



Figure 2. AD8666, 8-Lead MSOP (RM-8)




Figure 3. AD8668, 14-Lead TSSOP (RU-14)




Figure 4. AD8668, 14-Lead SOIC_N (R-14)

GENERAL DESCRIPTION

The AD8666/AD8668 are single supply, rail-to-rail output amplifiers with low noise performance featuring an extended operating range with supply voltages up to 16 V. They also feature low input bias currents, wide signal bandwidth, and low input voltage and current noise. For lower offset voltage, choose the [AD8662](#) (dual).

The combination of offsets, very low input bias currents, and wide supply range make these amplifiers useful in a wide variety of cost-sensitive applications normally associated with much higher priced JFET amplifiers. Systems utilizing high

impedance sensors, such as photo diodes, benefit from the combination of low input bias current, low noise, and low offset and bandwidth. The wide operating voltage range matches today's high performance ADCs and DACs. Audio applications and medical monitoring equipment can take advantage of the high input impedance, low voltage and current noise, wide bandwidth, and the lack of "popcorn" noise found in many other low input bias current amplifiers.

The AD8666/AD8668 are specified over the extended industrial temperature range (-40° to $+125^\circ$ C).

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

AD8666/AD8668

TABLE OF CONTENTS

Features	1	Absolute Maximum Ratings	5
Applications.....	1	Thermal Resistance	5
Pin Configurations	1	ESD Caution.....	5
General Description	1	Typical Performance Characteristics	6
Revision History	2	Outline Dimensions.....	12
Specifications.....	3	Ordering Guide	12

REVISION HISTORY

4/06—Rev 0: Initial Version

SPECIFICATIONS

$V_{DD} = 5.0 \text{ V}$, $V_{CM} = V_{DD}/2$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$V_{CM} = 2.5 \text{ V}$ $V_{CM} = -0.1 \text{ V to } +3.0 \text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	0.7	2.5	3.0	mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	5.0	10	$\mu\text{V}/^\circ\text{C}$	
Input Bias Current	I_B	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	0.2	1	550	pA
Input Offset Current	I_{OS}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	0.1	0.5	70	pA
Input Voltage Range	V_{CM}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	-0.1	+3.0	V	
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -0.1 \text{ V to } +3.0 \text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	84	100	79	dB
Large-Signal Voltage Gain	A_{VO}	$R_L = 2 \text{ k}\Omega$, $V_O = 0.5 \text{ V to } 4.5 \text{ V}$	68	145		V/mV
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$I_{OUT} = 1 \text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	4.88	4.93		V
Output Voltage Low	V_{OL}	$I_{OUT} = 1 \text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	4.86	50	85	mV
Short-Circuit Output Current	I_{SC}				105	mA
Closed-Loop Output Impedance	Z_{OUT}	At 1MHz, $A_V = 1$			±19	mA
					50	Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_{DD} = 5.0 \text{ V to } 16 \text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	98	115		dB
Supply Current per Amplifier	I_{SY}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	94	1.1	1.4	mA
					2.0	mA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 2 \text{ k}\Omega$			3.5	$\text{V}/\mu\text{s}$
Gain Bandwidth Product	GBP				4	MHz
Phase Margin	Φ_M				70	Degrees
NOISE PERFORMANCE						
Peak-to-Peak Noise	$e_n \text{ p-p}$	0.1 Hz to 10 Hz			2.4	$\mu\text{V p-p}$
Voltage Noise Density	e_n	$f = 1 \text{ kHz}$			10	$\text{nV}/\sqrt{\text{Hz}}$
		$f = 10 \text{ kHz}$			8	$\text{nV}/\sqrt{\text{Hz}}$
Channel Separation	CS	$f = 10 \text{ kHz}$			-115	dB

AD8666/AD8668

$V_{DD} = 16 \text{ V}$, $V_{CM} = V_{DD}/2$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 2.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$V_{CM} = 8 \text{ V}$ $V_{CM} = -0.1 \text{ V to } +14.0 \text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	0.6	2.5	5.0	mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	3.0	10	30	$\mu\text{V}/^\circ\text{C}$
Input Bias Current	I_B	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	0.2	1	550	pA
Input Offset Current	I_{OS}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	0.1	0.5	70	pA
Input Voltage Range	V_{CM}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	-0.1	+14.0	16.0	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = -0.1 \text{ V to } +14.0 \text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	90	110	80	dB
Large-Signal Voltage Gain	A_{VO}	$R_L = 2 \text{ k}\Omega$, $V_O = 0.5 \text{ V to } 15.5 \text{ V}$	130	255	—	V/mV
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	$I_{OUT} = 1 \text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	15.94	15.96	16.0	V
Output Voltage Low	V_{OL}	$I_{OUT} = 1 \text{ mA}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	15.90	22	40	mV
Short-Circuit Output Current	I_{SC}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	—	50	±140	mA
Closed-Loop Output Impedance	Z_{OUT}	At 1MHz, $A_v = 1$	50	—	—	Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_{DD} = 5.0 \text{ V to } 16 \text{ V}$ $-40^\circ\text{C} < T_A < +125^\circ\text{C}$	98	115	94	dB
Supply Current per Amplifier	I_{SY}	$-40^\circ\text{C} < T_A < +125^\circ\text{C}$	1.15	1.55	2.0	mA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 2 \text{ k}\Omega$	3.5	—	4	$\text{V}/\mu\text{s}$
Gain Bandwidth Product	GBP	—	—	73	—	MHz
Phase Margin	Φ_M	—	—	—	—	Degrees
NOISE PERFORMANCE						
Peak-to-Peak Noise	$e_n \text{ p-p}$	0.1 Hz to 10 Hz	2.5	—	10	$\mu\text{V p-p}$
Voltage Noise Density	e_n	$f = 1 \text{ kHz}$ $f = 10 \text{ kHz}$	8	—	—	$\text{nV}/\sqrt{\text{Hz}}$
Channel Separation	CS	$f = 10 \text{ kHz}$	-115	—	—	dB

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	18 V
Input Voltage	GND to V_{DD}
Differential Input Voltage	± 18 V
Output Short-Circuit to GND	Indefinite
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-40°C to +125°C
Lead Temperature (Soldering, 60 sec)	300°C
Junction Temperature	150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

Table 4. Thermal Resistance

Package Type	θ_{JA}	θ_{JC}	Unit
8-Lead SOIC_N (R-8)	158	43	°C/W
8-Lead MSOP (RM-8)	210	45	°C/W
14-Lead SOIC (R-14)	120	36	°C/W
14-Lead TSSOP (RU-14)	180	35	°C/W



ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.





AD8666/AD8668



TYPICAL PERFORMANCE CHARACTERISTICS









06018-008



06018-009



06018-010



AD8666/AD8668




Figure 17. Small-Signal Transient Response




Figure 20. Positive Overload Recovery Time

06018-020




Figure 18. Large-Signal Transient Response

06018-018




Figure 21. Negative Overload Recovery Time

06018-021




Figure 19. Small-Signal Overshoot vs. Load Capacitance

06018-019




Figure 22. Input Offset Voltage Distribution

06018-022




Figure 23. V_{OS} Drift (TCVOS) Distribution




Figure 26. Output Saturation Voltage vs. Temperature




Figure 24. Offset Voltage vs. Common-Mode Voltage




Figure 27. Open-Loop Gain and Phase vs. Frequency




Figure 25. Output Saturation Voltage vs. Load Current




Figure 28. Closed-Loop Output Impedance vs. Frequency

AD8666/AD8668




Figure 29. Common-Mode Rejection Ratio vs. Frequency




Figure 32. Large-Signal Transient Response




Figure 30. Power Supply Rejection Ratio vs. Frequency




Figure 33. Small-Signal Overshoot vs. Load Capacitance




Figure 31. Small-Signal Transient Response




Figure 34. Positive Overload Recovery Time




Figure 35. Negative Overload Recovery Time




Figure 37. Supply Current vs. Supply Voltage




Figure 36. Supply Current vs. Temperature





Figure 38. No Output Phase Reversal

AD8666/AD8668

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 39. 8-Lead Standard Small Outline Package [SOIC_N]
Narrow Body
(R-8)

Dimensions shown in millimeters and (inches)





Figure 41. 14-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-14)


Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 40. 8-Lead Mini Small Outline Package [MSOP]
(RM-8)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MS-012-AB
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 42. 14-Lead Standard Small Outline Package [SOIC_N]
Narrow Body
(R-14)

Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding
AD8666ARZ ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8666ARZ-REEL ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8666ARZ-REEL7 ¹	-40°C to +125°C	8-Lead SOIC_N	R-8	
AD8666ARMZ-R2 ¹	-40°C to +125°C	8-Lead MSOP	RM-8	A16
AD8666ARMZ-REEL ¹	-40°C to +125°C	8-Lead MSOP	RM-8	A16
AD8668ARZ ¹	-40°C to +125°C	14-Lead SOIC_N	R-14	
AD8668ARZ-REEL ¹	-40°C to +125°C	14-Lead SOIC_N	R-14	
AD8668ARZ-REEL7 ¹	-40°C to +125°C	14-Lead SOIC_N	R-14	
AD8668ARUZ ¹	-40°C to +125°C	14-Lead TSSOP	RU-14	
AD8668ARUZ-REEL ¹	-40°C to +125°C	14-Lead TSSOP	RU-14	

¹ Z = Pb-free part.

NOTES

AD8666/AD8668

NOTES

NOTES

AD8666/AD8668

NOTES

©2006 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.
D06018-0-4/06(0)



www.analog.com