SoftStore 8K x 8 nvSRAM

Features

| High-performance CMOS non- |
|--|
| volatile static RAM 8192 x 8 bits |
| 25, 35 and 45 ns Access Times |
| 12, 20 and 25 ns Output Enable |
| Access Times |
| Software STORE Initiation |
| (STORE Cycle Time < 10 ms) |
| Automatic STORE Timing |
| 10 ⁵ STORE cycles to EEPROM |
| 10 years data retention in |
| EEPROM |
| Automatic RECALL on Power U |
| Software RECALL Initiation |
| (RECALL Cycle Time < 20 μ s) |
| Unlimited RECALL cycles from |
| EEPROM |
| Unlimited Read and Write to |
| SRAM |
| Single 5 V ± 10 % Operation |
| |
| 0 to 70 °C |
| -40 to 85 °C |
| QS 9000 Quality Standard |
| ESD characterization according |
| MIL STD 883C M3015.7-HBM |
| (classification see IC Code |
| Numbers) |

☐ RoHS compliance and Pb- free

☐ Packages: PDIP28 (300 mil) SOP28 (330 mil)

Description

The U631H64 has two separate modes of operation: SRAM mode and nonvolatile mode. In SRAM mode, the memory operates as an ordinary static RAM. In nonvolatile operation, data is transferred in parallel from SRAM to EEPROM or from EEPROM to SRAM. In this mode SRAM functions are disabled.

The U631H64 is a fast static RAM (25, 35, 45 ns), with a nonvolatile electrically erasable PROM (EEPROM) element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resides in EEPROM. Data transfers from the SRAM to the EEPROM (the STORE operation), or from the EEPROM to the SRAM (the RECALL operation) are initiated

through software sequences.

The U631H64 combines the high performance and ease of use of a fast SRAM with nonvolatile data integrity.


Once a STORE cycle is initiated, further input or output are disabled until the cycle is completed.

Because a sequence of addresses is used for STORE initiation, it is important that no other read or write accesses intervene in the sequence or the sequence will be aborted.

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells.

The RECALL operation in no way alters the data in the EEPROM cells. The nonvolatile data can be recalled an unlimited number of times.

Pin Configuration




Pin Description

| Signal Name | Signal Description |
|-------------|----------------------|
| A0 - A12 | Address Inputs |
| DQ0 - DQ7 | Data In/Out |
| Ē | Chip Enable |
| G | Output Enable |
| W | Write Enable |
| VCC | Power Supply Voltage |
| VSS | Ground |



Block Diagram



Truth Table for SRAM Operations

| Operating Mode | Ē | w | G | DQ0 - DQ7 |
|----------------------|---|---|---|--------------------|
| Standby/not selected | Н | * | * | High-Z |
| Internal Read | L | Н | Н | High-Z |
| Read | L | Н | L | Data Outputs Low-Z |
| Write | L | L | * | Data Inputs High-Z |

^{*} H or L

Characteristics

All voltages are referenced to $V_{\rm SS}$ = 0 V (ground).

All characteristics are valid in the power supply voltage range and in the operating temperature range specified. Dynamic measurements are based on a rise and fall time of ≤ 5 ns, measured between 10 % and 90 % of V_I, as well as input levels of V_{IL} = 0 V and V_{IH} = 3 V. The timing reference level of all input and output signals is 1.5 V, with the exception of the t_{dis} -times and t_{en} -times, in which cases transition is measured \pm 200 mV from steady-state voltage.

| Absolute Maximum Ratin | g ^a | Symbol | Min. | Max. | Unit |
|------------------------|------------------|------------------|----------|----------------------|----------|
| Power Supply Voltage | | V _{CC} | -0.5 | 7 | V |
| Input Voltage | | V _I | -0.3 | V _{CC} +0.5 | V |
| Output Voltage | | Vo | -0.3 | V _{CC} +0.5 | V |
| Power Dissipation | | P _D | | 1 | W |
| Operating Temperature | C-Type K-Type | T _a | 0 -40 | 70 85 | °C °C |
| Storage Temperature | | T _{stg} | -65 | 150 | °C |

a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



| Recommended Operation Conditions | Symbol | Conditions | Min. | Max. | Unit |
|----------------------------------|-----------------|--|------|----------------------|------|
| Power Supply Voltage | V _{CC} | | 4.5 | 5.5 | V |
| Input Low Voltage | V _{IL} | -2 V at Pulse Width 10 ns permitted | -0.3 | 0.8 | V |
| Input High Voltage | V _{IH} | | 2.2 | V _{CC} +0.3 | V |

| DC Characteristics | Symphol | C | an diti a na | С-Т | ype | K-Type | | Unit |
|---|----------------------|---|---|------|----------------|--------|----------------|----------------|
| DC Characteristics | Symbol | | onditions | Min. | Max. | Min. | Max. | Unit |
| Operating Supply Current ^b | I _{CC1} | V _{CC} V _{IL} V _{IH} | = 5.5 V = 0.8 V = 2.2 V | | | | | |
| | | t _c t _c t _c | = 25 ns = 35 ns = 45 ns | | 90 80 75 | | 95 85 80 | mA mA mA |
| Average Supply Current during STORE ^c | I _{CC2} | V _{CC} E W V _{IL} V _{IH} | = 5.5 V $\geq \text{V}_{\text{CC}}$ -0.2 V $\geq \text{V}_{\text{CC}}$ -0.2 V $\leq 0.2 \text{ V}$ $\geq \text{V}_{\text{CC}}$ -0.2 V | | 6 | | 7 | mA |
| Standby Supply Current ^d (Cycling TTL Input Levels) | I _{CC(SB)1} | V _{CC} | = 5.5 V ≥ V _{IH} | | | | | |
| | | t _c t _c t _c | = 25 ns = 35 ns = 45 ns | | 30 23 20 | | 34 27 23 | mA mA mA |
| Average Supply Current at t _{cR} = 200 ns ^b (Cycling CMOS Input Levels) | I _{CC3} | $\begin{array}{c} \frac{V_{CC}}{W} \\ V_{IL} \\ V_{IH} \end{array}$ | = 5.5 V $\geq \text{V}_{\text{CC}}$ -0.2 V $\leq 0.2 \text{ V}$ $\geq \text{V}_{\text{CC}}$ -0.2 V | | 15 | | 15 | mA |
| Standby Supply Current ^d (Stable CMOS Input Levels) | I _{CC(SB)} | V _{CC} E V _{IL} V _{IH} | = 5.5 V ≥ V _{CC} -0.2 V ≤ 0.2 V ≥ V _{CC} -0.2 V | | 1 | | 1 | mA |

b: I_{CC1} and I_{CC3} are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded. The current I_{CC1} is measured for WRITE/READ - ratio of 1/2.

d: Bringing E ≥ V_{IH} will not produce standby current levels until any nonvolatile cycle in progress has timed out. See MODE SELECTION table. The current I_{CC(SB)1} is measured for WRITE/READ - ratio of 1/2.



c: I_{CC2} is the average current requird for the duration of the STORE cycle (STORE Cycle Time).

U631H64

| DC Characteristics | Symbol | _ | onditions | С-Т | C-Type | | K-Type | |
|---|--------------------------------------|---|-------------------------------|------|--------|------|--------|--------------------------|
| Do characteristics | Symbol | Ochanions - | | Min. | Max. | Min. | Max. | Unit |
| Output High Voltage Output Low Voltage | V _{OH} V _{OL} | V _{CC} I _{OH} I _{OL} | = 4.5 V =-4 mA = 8 mA | 2.4 | 0.4 | 2.4 | 0.4 | V |
| Output High Current Output Low Current | I _{OH} I _{OL} | V _{CC} V _{OH} V _{OL} | = 4.5 V = 2.4 V = 0.4 V | 8 | -4 | 8 | -4 | mA mA |
| Input Leakage Current | | V _{CC} | = 5.5 V | | | | | |
| High Low | I _{IH} I _{IL} | V _{IH} V _{IL} | = 5.5 V = 0 V | -1 | 1 | -1 | 1 | μ Α μ Α |
| Output Leakage Current | | V _{CC} | = 5.5 V | | | | | |
| High at Three-State- Output Low at Three-State- Output | I _{OHZ} I _{OLZ} | V _{OH} V _{OL} | = 5.5 V = 0 V | -1 | 1 | -1 | 1 | μ Α μ Α |

SRAM Memory Operations

| No. | Switching Characteristics | Syn | nbol | 2 | 25 | | 35 | | 45 | |
|-----|--|---------------------|---------------------|------|------|------|------|------|------|------|
| NO. | Read Cycle | Alt. | IEC | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| 1 | Read Cycle Time ^f | t _{AVAV} | t _{cR} | 25 | | 35 | | 45 | | ns |
| 2 | Address Access Time to Data Valid ^g | t _{AVQV} | t _{a(A)} | | 25 | | 35 | | 45 | ns |
| 3 | Chip Enable Access Time to Data Valid | t _{ELQV} | t _{a(E)} | | 25 | | 35 | | 45 | ns |
| 4 | Output Enable Access Time to Data Valid | t _{GLQV} | t _{a(G)} | | 12 | | 20 | | 25 | ns |
| 5 | E HIGH to Output in High-Z ^h | t _{EHQZ} | t _{dis(E)} | | 13 | | 17 | | 20 | ns |
| 6 | G HIGH to Output in High-Z ^h | t _{GHQZ} | t _{dis(G)} | | 13 | | 17 | | 20 | ns |
| 7 | E LOW to Output in Low-Z | t _{ELQX} | t _{en(E)} | 5 | | 5 | | 5 | | ns |
| 8 | G LOW to Output in Low-Z | t _{GLQX} | t _{en(G)} | 0 | | 0 | | 0 | | ns |
| 9 | Output Hold Time after Addr. Change ^g | t _{AXQX} | t _{v(A)} | 3 | | 3 | | 3 | | ns |
| 10 | Chip Enable to Power Activee | t _{ELICCH} | t _{PU} | 0 | | 0 | | 0 | | ns |
| 11 | Chip Disable to Power Standby ^{d, e} | t _{EHICCL} | t _{PD} | | 25 | | 35 | | 45 | ns |




<sup>e: Parameter guaranteed but not tested.
f: Device is continuously selected with E and G both LOW.</sup>


g: Address valid prior to or at the same time with \overline{E} transition LOW.

h: Measured \pm 200 mV from steady state output voltage.

Read Cycle 1: Ai-controlled (during Read cycle: $\overline{E} = \overline{G} = V_{IL}$, $\overline{W} = V_{IH}$)^f




Read Cycle 2: \overline{G} -, \overline{E} -controlled (during Read cycle: $\overline{W} = V_{IH})^g$




| No. | Switching Characteristics | | Symbol | | 25 | | 35 | | 45 | | Unit |
|-----|---|-------------------|-------------------|-----------------------|------|------|------|------|------|------|------|
| NO. | Write Cycle | Alt. #1 | Alt. #2 | IEC | Min. | Max. | Min. | Max. | Min. | Max. | Onit |
| 12 | Write Cycle Time | t _{AVAV} | t _{AVAV} | t _{cW} | 25 | | 35 | | 45 | | ns |
| 13 | Write Pulse Width | t _{WLWH} | | t _{w(W)} | 20 | | 30 | | 35 | | ns |
| 14 | Write Pulse Width Setup Time | | t _{WLEH} | t _{su(W)} | 20 | | 30 | | 35 | | ns |
| 15 | Address Setup Time | t _{AVWL} | t _{AVEL} | t _{su(A)} | 0 | | 0 | | 0 | | ns |
| 16 | Address Valid to End of Write | t _{AVWH} | t _{AVEH} | t _{su(A-WH)} | 20 | | 30 | | 35 | | ns |
| 17 | Chip Enable Setup Time | t _{ELWH} | | t _{su(E)} | 20 | | 30 | | 35 | | ns |
| 18 | Chip Enable to End of Write | | t _{ELEH} | t _{w(E)} | 20 | | 30 | | 35 | | ns |
| 19 | Data Setup Time to End of Write | t _{DVWH} | t _{DVEH} | t _{su(D)} | 12 | | 18 | | 20 | | ns |
| 20 | Data Hold Time after End of Write | t _{WHDX} | t _{EHDX} | t _{h(D)} | 0 | | 0 | | 0 | | ns |
| 21 | Address Hold after End of Write | t _{WHAX} | t _{EHAX} | t _{h(A)} | 0 | | 0 | | 0 | | ns |
| 22 | W LOW to Output in High-Z ^{h, i} | t _{WLQZ} | | t _{dis(W)} | | 10 | | 13 | | 15 | ns |
| 23 | W HIGH to Output in Low-Z | t _{WHQX} | | t _{en(W)} | 5 | | 5 | | 5 | | ns |

Write Cycle #1: W-controlled



Write Cycle #2: E-controlled





j: \overline{E} or \overline{W} must be $\geq V_{IH}$ during address transitions.




i: If \overline{W} is LOW and when \overline{E} goes LOW, the outputs remain in the high impedance state.

Nonvolatile Memory Operations

| No. | STORE Cycle Inhibit and Automatic Power Up RECALL | Sym | nbol | Min. | Max. | Unit |
|-----|--|----------------------|------|---------|--------|-------|
| NO. | Automatic Power Up RECALL | Alt. | IEC | IVIIII. | IVIAA. | Oilit |
| 24 | Power Up RECALL Duration ^{k, e} | t _{RESTORE} | | | 650 | μS |
| | Low Voltage Trigger Level | V _{SWITCH} | | 4.0 | 4.5 | V |

k: $t_{RESTORE}$ starts from the time V_{CC} rises above V_{SWITCH} .

STORE Cycle Inhibit and Automatic Up RECALL



Software Mode Selection

| Ē | w | A12 - A0 (hex) | Mode | I/O | Power | Notes |
|---|---|--|---|---|--------|--------------------------------------|
| L | Н | 0000 1555 0AAA 1FFF 10F0 0F0F | Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile STORE | Output Data Output Data Output Data Output Data Output Data Output Data Output High Z | Active | I, m I, m I, m I, m I, m |
| L | Н | 0000 1555 0AAA 1FFF 10F0 0F0E | Read SRAM Read SRAM Read SRAM Read SRAM Read SRAM Nonvolatile RECALL | Output Data Output Data Output Data Output Data Output Data Output Data | Active | I, m I, m I, m I, m I, m |

l: The six consecutive addresses must be in order listed (0000, 1555, 0AAA, 1FFF, 10F0, 0F0F) for a Store cycle or (0000, 1555, 0AAA, 1FFF, 10F0, 0F0E) for a RECALL cycle. W must be high during all six consecutive cycles. See STORE cycle and RECALL cycle tables and diagrams for further details.

m: I/O state assumes that $\overline{G} \le V_{IL}$. Activation of nonvolatile cycles does not depend on the state of \overline{G} .




The following six-address sequence is used for testing purposes and should not be used: 0000, 1555, 0AAA, 1FFF, 10F0, 139C.


| No | Software Controlled STORE/RECALL- | Sym | Symbol | | | 35 | | 45 | | Unit |
|----|---|--------------------|-----------------------|------|------|------|------|------|------|------|
| | Cycle ^{l, n} | Alt. | IEC | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| 25 | STORE/RECALL Initiation Time | t _{AVAV} | t _{cR} | 25 | | 35 | | 45 | | ns |
| 26 | Chip Enable to Output Inactive ^o | t _{ELQZ} | t _{dis(E)SR} | | 600 | | 600 | | 600 | ns |
| 27 | STORE Cycle Time ^p | t _{ELQXS} | t _{d(E)S} | | 10 | | 10 | | 10 | ms |
| 28 | RECALL Cycle Time ^q | t _{ELQXR} | t _{d(E)R} | | 20 | | 20 | | 20 | μS |
| 29 | Address Setup to Chip Enable ^r | t _{AVELN} | t _{su(A)SR} | 0 | | 0 | | 0 | | ns |
| 30 | Chip Enable Pulse Width ^{r, s} | t _{ELEHN} | t _{w(E)SR} | 20 | | 25 | | 35 | | ns |
| 31 | Chip Disable to Address Change ^r | t _{EHAXN} | t _{h(A)SR} | 0 | | 0 | | 0 | | ns |

- n: The software sequence is clocked with \overline{E} controlled READs.
- o: Once the software controlled STORE or RECALL cycle is initiated, it completes automatically, ignoring all inputs.
- p: Note that STORE cycles (but not RECALL) are aborted by $V_{CC} < V_{SWITCH}$ (STORE inhibit).
- q: An automatic RECALL also takes place at power up, starting when V_{CC} exceeds V_{SWITCH} and takes t_{RESTORE}. V_{CC} must not drop below V_{SWITCH} once it has been exceeded for the RECALL to function properly.
- r: Noise on the E pin may trigger multiple READ cycles from the same address and abort the address sequence.
- s: If the Chip Enable Pulse Width is less than $t_{a(E)}$ (see Read Cycle) but greater than or equal $t_{w(E)SR}$, than the data may not be valid at the end of the low pulse, however the STORE or RECALL will still be initiated.

Software Controlled STORE/RECALL Cycle^{r, s, t, u} (\overline{E} = HIGH after STORE initiation)




Software Controlled STORE/RECALL Cycle^{r, s, t, u} (\overline{E} = LOW after STORE initiation)



- t: \overline{W} must be HIGH when \overline{E} is LOW during the address sequence in order to initiate a nonvolatile cycle. \overline{G} may be either HIGH or LOW throughout. Addresses 1 through 6 are found in the mode selection table. Address 6 determines whether the U631H64 performs a STORE or RECALL.
- u: E must be used to clock in the address sequence for the Software controlled STORE and RECALL cycles.



Test Configuration for Functional Check




- v: In measurement of $t_{\mbox{\scriptsize dis}}\mbox{-times}$ and $t_{\mbox{\scriptsize en}}\mbox{-times}$ the capacitance is 5 pF.
- w: Between V_{CC} and V_{SS} must be connected a high frequency bypass capacitor 0.1 μF to avoid disturbances.


| Capacitance ^e | Conditions | Symbol | Min. | Max. | Unit |
|--------------------------|---|--------|------|------|------|
| Input Capacitance | $V_{CC} = 5.0 \text{ V}$ $V_{I} = V_{SS}$ $f = 1 \text{ MHz}$ $T_{a} = 25 \text{ °C}$ | Cı | | 8 | pF |
| Output Capacitance | | Co | | 7 | pF |

All pins not under test must be connected with ground by capacitors.

Ordering Code



x: on special request





Device Operation

The U631H64 has two separate modes of operation: SRAM mode and nonvolatile mode. In SRAM mode, the memory operates as a standard fast static RAM. In nonvolatile mode, data is transferred from SRAM to EEPROM (the STORE operation) or from EEPROM to SRAM (the RECALL operation). In this mode SRAM functions are disabled.

SRAM READ

The U631H64 performs a READ cycle whenever \overline{E} and \overline{G} are LOW while \overline{W} is HIGH. The address specified on pins A0 - A12 determines which of the 8192 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of t_{cR} . If the READ is initiated by \overline{E} or \overline{G} , the outputs will be valid at $t_{a(E)}$ or at $t_{a(G)}$, whichever is later. The data outputs will repeatedly respond to address changes within the t_{cR} access time without the need for transition on any control input pins, and will remain valid until another address change or until \overline{E} or \overline{G} is brought HIGH or \overline{W} is brought LOW.

SRAM WRITE

A WRITE cycle is performed whenever \overline{E} and \overline{W} are LOW. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either \overline{E} or \overline{W} goes HIGH at the end of the cycle. The data on pins DQ0 - 7 will be written into the memory if it is valid $t_{su(D)}$ before the end of a \overline{W} controlled WRITE or $t_{su(D)}$ before the end of an \overline{E} controlled WRITE.

It is recommended that \overline{G} is kept HIGH during the entire WRITE cycle to avoid data bus contention on the common I/O lines. If \overline{G} is left LOW, internal circuitry will turn off the output buffers $t_{dis(W)}$ after \overline{W} goes LOW.

Noise Consideration

The U631H64 is a high speed memory and therefore it must have a high frequency bypass capacitor of approximately 0.1 μF connected between V_{CC} and V_{SS} using leads and traces that are as short as possible. As with all high speed CMOS ICs, normal carefull routing of power, ground and signals will help prevent noise problems.

Software Nonvolatile STORE

The U631H64 software controlled STORE cycle is initiated by executing sequential READ cycles from six specific address locations. By relying on READ cycles only, the U631H64 implements nonvolatile operation while remaining compatible with standard 8K x 8 SRAMs. During the STORE cycle, an erase of the previous nonvolatile data is first performed, followed by

parallel programming of all nonvolatile elements. Once a STORE cycle is initiated, further inputs and outputs are disabled until the cycle is completed.

Because a sequence of addresses is used for STORE initiation, it is important that no other READ or WRITE accesses intervene in the sequence or the sequence will be aborted and no STORE or RECALL will take place.

To initiate the STORE cycle the following READ sequence must be performed:

| 1. | Read address | 0000 | (hex) Valid READ |
|----|--------------|------|----------------------|
| 2. | Read address | 1555 | (hex) Valid READ |
| 3. | Read address | 0AAA | (hex) Valid READ |
| 4. | Read address | 1FFF | (hex) Valid READ |
| 5. | Read address | 10F0 | (hex) Valid READ |
| 6. | Read address | 0F0F | (hex) Initiate STORE |

Once the sixth address in the sequence has been entered, the STORE cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles are used in the sequence. It is not necessary that \overline{G} is LOW for the sequence to be valid. After the t_{STORE} cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

Software Nonvolatile RECALL

A RECALL cycle of the EEPROM data into the SRAM is initiated with a sequence of READ operations in a manner similar to the STORE initiation. To initiate the RECALL cycle the following sequence of READ operations must be performed:

| 1. | Read address | 0000 | (hex) Valid READ |
|----|--------------|------|-----------------------|
| 2. | Read address | 1555 | (hex) Valid READ |
| 3. | Read address | 0AAA | (hex) Valid READ |
| 4. | Read address | 1FFF | (hex) Valid READ |
| 5. | Read address | 10F0 | (hex) Valid READ |
| 6. | Read address | 0F0E | (hex) Initiate RECALL |

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells. The RECALL operation in no way alters the data in the EEPROM cells. The nonvolatile data can be recalled an unlimited number of times.

Automatic Power Up RECALL

On power up, once V_{CC} exceeds the sense voltage of V_{SWITCH} , a RECALL cycle is automatically initiated. The voltage on the V_{CC} pin must not drop below V_{SWITCH} once it has risen above it in order for the RECALL to operate properly.



Due to this automatic RECALL, SRAM operation cannot commence until t_{RESTORE} after V_{CC} exceeds $V_{\text{SWITCH}}.$

If the U631H64 is in a WRITE state at the end of power up RECALL, the SRAM data will be corrupted.

To help avoid this situation, a 10 K Ω resistor should be connected between \overline{W} and V_{CC}

Hardware Protection

The U631H64 offers hardware protection against inadvertent STORE operation through V_{CC} sense.

For $V_{CC} < V_{SWITCH}$ the software initiated STORE operation will be inhibited.

Low Average Active Power

The U631H64 has been designed to draw significantly less power when \overline{E} is LOW (chip enabled) but the access cycle time is longer than 55 ns.

When \overline{E} is HIGH the chip consumes only standby current.

The overall average current drawn by the part depends on the following items:

- 1. CMOS or TTL input levels
- 2. the time during which the chip is disabled (\overline{E} HIGH)
- 3. the cycle time for accesses (\overline{E} LOW)
- 4. the ratio of READs to WRITEs
- 5. the operating temperature
- 6. the V_{CC} level

The information describes the type of component and shall not be considered as assured characteristics. Terms of delivery and rights to change design reserved.



LIFE SUPPORT POLICY

ZMD products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the ZMD product could create a situation where personal injury or death may occur. Components used in life-support devices or systems must be expressly authorized by ZMD for such purpose.

LIMITED WARRANTY

The information in this document has been carefully checked and is believed to be reliable. However Zentrum Mikroelektronik Dresden AG (ZMD) makes no guarantee or warranty concerning the accuracy of said information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon it. The information in this document describes the type of component and shall not be considered as assured characteristics.

ZMD does not guarantee that the use of any information contained herein will not infringe upon the patent, trademark, copyright, mask work right or other rights of third parties, and no patent or licence is implied hereby. This document does not in any way extent ZMD's warranty on any product beyond that set forth in its standard terms and conditions of sale.

ZMD reserves terms of delivery and reserves the right to make changes in the products or specifications, or both, presented in this publication at any time and without notice.