

Data Sheet March 1999 File Number 1824.3

## 40A, 100V, 0.055 Ohm, N-Channel Power MOSFET

This N-Channel enhancement mode silicon gate power field effect transistor is an advanced power MOSFET designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. All of these power MOSFETs are designed for applications such as switching regulators, switching convertors, motor drivers, relay drivers, and drivers for high power bipolar switching transistors requiring high speed and low gate drive power. These types can be operated directly from integrated circuits.

Formerly Developmental Type TA17421.

# **Ordering Information**


PART NUMBER	PACKAGE	BRAND
IRF150	TO-204AE	IRF150

NOTE: When ordering, include the entire part number.

#### **Features**


- 40A, 100V
- $r_{DS(ON)} = 0.055\Omega$
- Single Pulse Avalanche Energy Rated
- · SOA is Power Dissipation Limited
- · Nanosecond Switching Speeds
- · Linear Transfer Characteristics
- · High Input Impedance
- · Related Literature
  - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards"

# Symbol



# **Packaging**

#### **JEDEC TO-204AE**



# **Absolute Maximum Ratings** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

	IRF150	UNITS
Drain to Source Voltage (Note 1)V <sub>DS</sub>	100	V
Drain to Gate Voltage ( $R_{GS} = 20k\Omega$ ) (Note 1)	100	V
Continuous Drain Current	40	Α
$T_C = 100^{\circ}C$	25	Α
Pulsed Drain Current (Note 3)	160	Α
Gate to Source Voltage	±20	V
Maximum Power Dissipation	150	W
Linear Derating Factor	1.2	W/oC
Single Pulse Avalanche Energy Rating (Note 4)	150	mJ
Operating and Storage Temperature	-55 to 150	οС
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10sT <sub>L</sub>	300	°C
Package Body for 10s, See Techbrief 334	260	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

# NOTE:

1.  $T_J = 25^{\circ}C$  to  $125^{\circ}C$ .

# **Electrical Specifications** $T_C = 25^{\circ}C$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Drain to Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA (Figure 10)		100	-	-	V
Gate to Threshold Voltage	V <sub>GS(TH)</sub>	V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250μA		2.0	-	4.0	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS}$ = Rated BV <sub>DSS</sub> , $V_{GS}$ = 0V $V_{DS}$ = 0.8 x Rated BV <sub>DSS</sub> , $V_{GS}$ = 0V, $T_{J}$ = 125°C		-	-	25	μА
				-	-	250	μΑ
On-State Drain Current (Note 2)	I <sub>D(ON)</sub>	V <sub>DS</sub> > I <sub>D(ON) x</sub> r <sub>DS(ON)MA</sub>	X, V <sub>GS</sub> = 10V	40	-	-	Α
Gate to Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = ±20V		-	-	±100	nA
Drain to Source On Resistance (Note 2)	r <sub>DS(ON)</sub>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 20A (Figu	res 8, 9)	-	0.045	0.055	Ω
Forward Transconductance (Note 2)	9 <sub>fs</sub>	V <sub>DS</sub> > I <sub>D(ON) x</sub> r <sub>DS(ON)MA</sub>	X, I <sub>D</sub> = 20A (Figure 12)	9.0	11	-	S
Turn-On Delay Time	t <sub>d</sub> (ON)	$V_{DD}$ = 24V, $I_D$ ≈ 20A, $R_G$ = 4.7 $\Omega$ , $R_L$ = 1.2 $\Omega$ (Figures 17, 18) MOSFET Switching Times are Essentially Independent of Operating Temperature		-	-	35	ns
Rise Time	t <sub>r</sub>			-	-	100	ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>			-	-	125	ns
Fall Time	t <sub>f</sub>			-	-	100	ns
Total Gate Charge (Gate to Source + Gate to Drain)	Q <sub>g(TOT)</sub>	$V_{\rm GS}$ = 10V, $I_{\rm D}$ = 50A, $V_{\rm DS}$ = 0.8 x Rated BV <sub>DSS</sub> , $I_{\rm g(REF)}$ = -1.5mA (Figures 14, 19, 20) Gate Charge is Essentially Independent of Operating Temperature		-	63	120	nC
Gate to Source Charge	Qgs			-	27	-	nC
Gate to Drain "Miller" Charge	Q <sub>gd</sub>			-	36	-	nC
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 25V, f = 1.0MHz (Figure 11)		-	2000	-	pF
Output Capacitance	C <sub>OSS</sub>			-	1000	-	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>			-	350	-	pF
Internal Drain Inductance	L <sub>D</sub>	Measured between the Contact Screw on the Flange that is Closer to Source and Gate Pins and the Center of Die	Modified MOSFET Symbol Showing the Internal Devices Inductances	-	5.0	-	nH
Internal Source Inductance	L <sub>S</sub>	Measured from the Source Lead, 6mm (0.25in) from the Flange and the Source Bonding Pad	G O ELS	-	12.5	-	nH
Thermal Impedance Junction to Case	$R_{\theta JC}$		1	-	-	0.8	°C/W
Thermal Impedance Junction to Ambient	$R_{\theta JA}$	Free Air Operation		-	-	30	°C/W


### **Source to Drain Diode Specifications**

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Continuous Source to DrainCurrent	I <sub>SD</sub>	Modified MOSFET	♦ D	-	-	40	А
Pulse Source to Drain Current (Note 3)	I <sub>SDM</sub>	Symbol Showing the Integral Reverse P-N Junction Diode	G S S	-	-	160	A
Diode Source to Drain Voltage (Note 2)	V <sub>SD</sub>	$T_J = 25^{\circ}C$ , $I_{SD} = 40A$ , $V_{GS} = 0V$ (Figure 13)		-	-	2.5	V
Reverse Recovery Time	t <sub>rr</sub>	$T_J = 150^{\circ}C$ , $I_{SD} = 40A$ , $dI_{SD}/dt = 100A/\mu s$		-	600	-	ns
Reverse Recovery Charge	Q <sub>RR</sub>	$T_J = 25^{\circ}C$ , $I_{SD} = 5.5A$ , $dI_{SD}/dt = 100A/\mu s$		-	3.3	-	μC

#### NOTES:

- 2. Pulse test: pulse width  $\leq 300 \mu s,$  duty cycle  $\leq 2\%.$
- 3. Repetitive rating: pulse width limited by Max junction temperature. See Transient Thermal Impedance curve (Figure 3).
- 4.  $V_{DD}$  = 10V, starting  $T_J$  = 25°C, L = 170 $\mu$ H,  $R_G$  = 50 $\Omega$ , Peak  $I_{AS}$  = 40A. See Figures 15, 16.

# Typical Performance Curves Unless Otherwise Specified



40 32 24 24 16 0 25 50 75 100 125 150 T<sub>C</sub>, CASE TEMPERATURE (°C)

FIGURE 1. NORMALIZED POWER DISSIPATION vs CASE TEMPERATURE

FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs CASE TEMPERATURE




FIGURE 3. MAXIMUM TRANSIENT THERMAL IMPEDANCE

### Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 4. FORWARD BIAS SAFE OPERATING AREA





FIGURE 6. SATURATION CHARACTERISTICS



NOTE: Heating effect of 2µs is minimal.

FIGURE 8. DRAIN TO SOURCE ON RESISTANCE VS GATE VOLTAGE AND DRAIN CURRENT




FIGURE 5. OUTPUT CHARACTERISTICS




FIGURE 7. TRANSFER CHARACTERISTICS




FIGURE 9. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE

## Typical Performance Curves Unless Otherwise Specified (Continued)




FIGURE 10. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 11. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE




FIGURE 12. TRANSCONDUCTANCE vs DRAIN CURRENT




FIGURE 13. SOURCE TO DRAIN DIODE VOLTAGE




FIGURE 14. GATE TO SOURCE VOLTAGE vs GATE CHARGE

## Test Circuits and Waveforms




FIGURE 15. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 16. UNCLAMPED ENERGY WAVEFORMS




FIGURE 17. SWITCHING TIME TEST CIRCUIT




FIGURE 18. RESISTIVE SWITCHING WAVEFORMS




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 20. GATE CHARGE WAVEFORMS

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site http://www.intersil.com

# Sales Office Headquarters

**NORTH AMERICA** 

Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 724-7000

FAX: (407) 724-7240

**EUROPE** 

Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05

**ASIA** 

Intersil (Taiwan) Ltd. 7F-6, No. 101 Fu Hsing North Road Taipei, Taiwan Republic of China TEL: (886) 2 2716 9310 FAX: (886) 2 2715 3029