# **EM78P258N**

# 8-Bit Microprocessor with OTP ROM

# Product Specification

Doc. Version 1.0

**ELAN MICROELECTRONICS CORP.** 

June 2005



Trademark Acknowledgments:

IBM is a registered trademark and PS/2 is a trademark of IBM.

Windows is a trademark of Microsoft Corporation.

ELAN and ELAN logo are trademarks of ELAN Microelectronics Corporation.

Copyright © 2005 by ELAN Microelectronics Corporation All Rights Reserved Printed in Taiwan

The contents of this specification are subject to change without further notice. ELAN Microelectronics assumes no responsibility concerning the accuracy, adequacy, or completeness of this specification. ELAN Microelectronics makes no commitment to update, or to keep current the information and material contained in this specification. Such information and material may change to conform to each confirmed order.

In no event shall ELAN Microelectronics be made responsible for any claims attributed to errors, omissions, or other inaccuracies in the information or material contained in this specification. ELAN Microelectronics shall not be liable for direct, indirect, special incidental, or consequential damages arising from the use of such information or material.

The software (if any) described in this specification is furnished under a license or nondisclosure agreement, and may be used or copied only in accordance with the terms of such agreement.

ELAN Microelectronics products are not intended for use in life support appliances, devices, or systems. Use of ELAN Microelectronics product in such applications is not supported and is prohibited.

NO PART OF THIS SPECIFICATION MAY BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE EXPRESSED WRITTEN PERMISSION OF ELAN MICROELECTRONICS.



#### ELAN MICROELECTRONICS CORPORATION

#### Headquarters:

No. 12, Innovation Road 1 Hsinchu Science Park Hsinchu, Taiwan 308 Tel: +886 3 563-9977 Fax: +886 3 563-9966

http://www.emc.com.tw

Europe:

Elan Microelectronics Corp. (Europe)

Siewerdtstrasse 105 8050 Zurich, SWITZERLAND Tel:+41 43 299-4060 Fax:+41 43 299-4079 http://www.elan-europe.com Hong Kong:

Elan (HK) Microelectronics Corporation, Ltd.

Rm. 1005B, 10/F Empire Centre 68 Mody Road, Tsimshatsui Kowloon, HONG KONG Tel: +852 2723-3376

Fax: +852 2723-7780 elanhk@emc.com.hk

Shenzhen:

Elan Microelectronics Shenzhen, Ltd.

SSMEC Bldg., 3F, Gaoxin S. Ave. Shenzhen Hi-Tech Industrial Park Shenzhen, Guandong, CHINA Tel: +86 755 2601-0565

Fax: +86 755 2601-0500

USA:

Elan Information Technology Group

1821 Saratoga Ave., Suite 250 Saratoga, CA 95070

USA

Tel: +1 408 366-8223 Fax: +1 408 366-8220

Shanghai:

Elan Microelectronics Shanghai Corporation, Ltd.

23/Bldg. #115 Lane 572, Bibo Road Zhangjiang Hi-Tech Park Shanghai, CHINA Tel: +86 021 5080-3866 Fax: +86 021 5080-4600



# Contents

1	Gen	eral De	escription	. 1
2	Feat	tures		. 1
3	Pin	Config	urations (Package)	. 2
	3.1	_	P258NP/N Pin Assignments	
4	Fun		Block Diagram	
5			ptions	
•	5.1		P258NP/N Pin Description	
c	•		Description	
6				
	6.1	•	tional Registers	
		6.1.1	R0 (Indirect Address Register)	
		6.1.2	R1 (Time Clock /Counter)	
		6.1.3	R2 (Program Counter) and Stack	
			6.1.3.1 Data Memory Configuration	
		6.1.4	R3 (Status Register)	
		6.1.5	R4 (RAM Select Register)	
		6.1.6	R5 ~ R6 (Port 5 ~ Port 6)	
		6.1.7	R7 (Port 7)	
		6.1.8	R8 (AISR: ADC Input Select Register)	
		6.1.9	R9 (ADCON: ADC Control Register)	
			RA (ADOC: ADC Offset Calibration Register)	
			RB (ADDATA: Converted Value of ADC)	
			RC (ADDATA1H: Converted Value of ADC)	
			RD (ADDATA1L: Converted Value of ADC)	
			RE (Interrupt Status 2 & Wake-Up Control Register)	
			RF (Interrupt Status 2 Register)	
		6.1.16	R10 ~ R3F	14
	6.2	Specia	l Purpose Registers	15
		6.2.1	A (Accumulator)	15
			CONT (Control Register)	
		6.2.3	IOC50 ~ IOC70 (I/O Port Control Register)	16
		6.2.4	IOC80 (TCCA Control Register)	16
		6.2.5	IOC90 (TCCB and TCCC Control Register)	17
		6.2.6	IOCA0 (IR and TCCC Scale Control Register)	17
		6.2.7	IOCB0 (Pull-Down Control Register)	19
		6.2.8	IOCC0 (Open-Drain Control Register)	19
		6.2.9	IOCD0 (Pull-high Control Register)	20
		6.2.10	IOCE0 (WDT Control & Interrupt Mask Registers 2)	20
		6.2.11	IOCF0 (Interrupt Mask Register)	21
		6.2.12	IOC51 (TCCA Counter)	22



	6.2.13	10C61 (TCCB Counter)	22
	6.2.14	IOC71 (TCCBH / MSB Counter)	22
	6.2.15	IOC81 (TCCC Counter)	23
	6.2.16	IOC91 (Low-Time Register)	23
	6.2.17	IOCA1 (High Time Register)	24
	6.2.18	IOCB1 High/Low Time Scale Control Register)	24
	6.2.19	IOCC1 (TCC Prescaler Counter)	25
6.3	TCC/W	/DT and Prescaler	25
6.4	I/O Po	rts	26
	6.4.1	Usage of Port 5 Input Change Wake-up/Interrupt Function	29
6.5	RESE	Г and Wake-up	29
	6.5.1	RESET and Wake-up Operation	29
		6.5.1.1 Wake-Up and Interrupt Modes Operation Summary	32
		6.5.1.2 Register Initial Values after Reset	34
		6.5.1.3 Controller Reset Block Diagram	38
	6.5.2	The T and P Status under STATUS (R3) Register	39
6.6	Interru	pt	39
6.7	Analog	-To-Digital Converter (ADC)	42
	6.7.1	ADC Control Register (AISR/R8, ADCON/R9, ADOC/RA)	
		6.7.1.1 R8 (AISR: ADC Input Select Register)	42
		6.7.1.2 R9 (ADCON: AD Control Register)	43
		6.7.1.3 RA (ADOC: AD Offset Calibration Register)	44
	6.7.2	ADC Data Register (ADDATA/RB, ADDATA1H/RC, ADDATA1L/RD)	45
	6.7.3	ADC Sampling Time	45
	6.7.4	AD Conversion Time	45
	6.7.5	ADC Operation during Sleep Mode	45
	6.7.6	Programming Process/Considerations	46
		6.7.6.1 Programming Process	46
		6.7.6.2 Sample Demo Programs	47
6.8	Infrare	d Remote Control Application/PWM Waveform Generation	49
	6.8.1	Overview	49
	6.8.2	Function Description	50
	6.8.3	Programming the Related Registers	52
6.9	Timer /	Counter	53
	6.9.1	Overview	53
	6.9.2	Function Description	53
	6.9.3	Programming the Related Registers	55
6.10	Oscilla	tor	55
		Oscillator Modes	
	6.10.2	Crystal Oscillator/Ceramic Resonators (XTAL)	56
	6.10.3	External RC Oscillator Mode	58
	6.10.4	Internal RC Oscillator Mode	59



6.11 Power-on Considerations	60 60 62
6.11.1 Programmable WDT Time-Out Period	60 60 62
6.11.2 External Power-on Reset Circuit	60 60 62
	60 62 62
6.11.3 Residual Voltage Protection	62 62
~	62
6.12 Code Option	
6.12.1 Code Option Register (Word 0)	63
6.12.2 Code Option Register (Word 1)	
6.12.3 Customer ID Register (Word 2)	64
6.13 Instruction Set	64
7 Absolute Maximum Ratings	66
8 DC Electrical Characteristics	67
8.1 AD Converter Characteristics	68
8.2 Device Characteristics	69
9 AC Electrical Characteristic	70
10 Timing Diagrams	71
APPENDIX	
A. Package Types Summary	72
B Packaging Configurations	72
B.1 14-Lead Plastic Dual in line (PDIP) — 300 mil	



# **Specification Revision History**

Doc. Version	Revision Description	Date
1.0	Initial official version	2005/06/16



# 1 General Description

EM78P258N are 8-bit microprocessors designed and developed with low-power and high-speed CMOS technology. It is equipped with a 2K\*13-bit Electrical One Time Programmable Read Only Memory (OTP-ROM). With its OTP-ROM feature, it is able to offer a convenient way of developing and verifying your programs. Moreover, it provides a protect bit to guard against code intrusion, as well as 3 Code Option words to accommodate your requirements. Furthermore you can take advantage of ELAN Writer to easily write your development code into the EM78P258N.

# 2 Features

- Operating voltage range:  $2.3V\sim5.5V$  base on  $0^{\circ}C \sim 70^{\circ}C$  (commercial)  $2.5V\sim5.5V$  base on  $-40^{\circ}C \sim 85^{\circ}C$  (industrial)
- Operating frequency range (base on 2 clocks):
  - Crystal mode: DC ~ 20MHz/2clks, 5V; DC ~ 8MHz/2clks, 3V
  - RC mode: DC ~ 4MHz/2clks, 5V; DC ~ 4MHz/2clks, 3V
- Low power consumption:
  - Less than 1.9 mA at 5V/4MHz
  - Typically 15 μA, at 3V/32KHz
  - Typically 1 μA, during sleep mode
- Built-in RC oscillator 4MHz, 8MHz, 1MHz, 455KHz (auto calibration)
- Programmable WDT time (4.5ms:18ms)
- Independent Programmable prescaler of WDT
- One configuration register to match your requirements, and user's ID code for customer use is provided
- 80×8 on chip registers (SRAM, general purpose register)
- 2K × 13 on chip ROM
- Bi-directional I/O ports
- 8-level stacks for subroutine nesting
- 8-bit real time clock/counter (TCC) with selective signal sources, trigger edges, and overflow interrupt
- 8-bit real time clock/counter (TCCA, TCCC) and 16-bit real time clock/counter (TCCB) with selective signal sources, trigger edges, and overflow interrupt
- 4-bit multi-channel Analog-to-Digital Converter with 12-bit resolution
- Easy-implemented IR (Infrared remote control) application circuit



- Power down (SLEEP) mode
- Five interrupt sources:
  - TCC, TCCA, TCCB, and TCCC overflow interrupt
  - Input-port status change interrupt (wake-up from sleep mode)
  - External interrupt
  - IR/PWM interrupt
  - ADC completion interrupt
- Programmable free running watchdog timer
- 8 programmable pull-high I/O pins
- 8 programmable open-drain I/O pins
- 8 programmable pull-down I/O pins.
- Two or Four clocks per instruction cycle
- Package types:

14 pin DIP 300mil : EM78P258NP14 pin SOP 150mil : EM78P258NN

■ Power on voltage detector available (2.0V± 0.1V)

# 3 Pin Configurations (Package)

# 3.1 EM78P258NP/N Pin Assignments




Fig. 3-1 Pin Assignment - EM78P258NP/N



# 4 Functional Block Diagram




Fig. 4-1 EM78P258N Functional Block Diagram



# 5 Pin Descriptions

# 5.1 EM78P258NP/N Pin Description

Symbol	Pin No.	Туре	Function		
VDD	10	_	Power supply		
OSCI	12	I	■ XTAL type Crystal input terminal or external clock input pin ■ RC type: RC oscillator input pin		
osco	11	I/O	<ul> <li>XTAL type: Output terminal for crystal oscillator or external clock input pin</li> <li>RC type: Clock output with a duration one instruction cycle</li> <li>External clock signal input</li> </ul>		
P70	11	I/O	■ General-purpose I/O pin ■ Default value at power-on reset		
P60, P61 P66, P67	6~9	I/O	<ul><li>■ General-purpose I/O pin</li><li>■ Open_drain</li><li>■ Default value at power-on reset</li></ul>		
P50 ~ P55	1 ~ 3 12 ~ 14	I/O	<ul> <li>General-purpose I/O pin</li> <li>Pull_high/pull_down</li> <li>Wake up from sleep mode when the status of the pin changes</li> <li>Default value at power-on reset</li> </ul>		
IR OUT	13	0	<ul> <li>■ IR mode output pin.</li> <li>■ Driving current = 10mA when the output voltage drops to Vdd-0.5V at Vdd = 5V</li> <li>■ Sinking current = 15mA when the output voltage drops to GND+0.5V at Vdd = 5V</li> </ul>		
VREF	3	I	<ul><li>External reference voltage for ADC</li><li>Defined by ADCON (R9)&lt;7&gt;</li></ul>		
/INT	6	I	<ul><li>External interrupt pin triggered by falling or rising edge</li><li>Defined by CONT &lt;7&gt;</li></ul>		
TCC, TCCA,	3, 7,	I	<ul> <li>External Counter input</li> <li>TCC defined by CONT&lt;5&gt;</li> <li>TCCA defined by IOC80 &lt;1&gt;</li> </ul>		
ADC0 ~ ADC3	1, 2, 13, 14	I	<ul><li>Analog to Digital Converter</li><li>Defined by ADCON (R9)&lt;1:0&gt;</li></ul>		
/RESET	4	I	<ul> <li>If it remains at logic low, the device will be reset</li> <li>Wake-up from sleep mode when pin status changes</li> <li>Voltage on /RESET/Vpp must not exceed Vdd during normal mode</li> </ul>		
VSS	5	_	Ground.		



# 6 Function Description

# 6.1 Operational Registers

#### 6.1.1 R0 (Indirect Address Register)

R0 is not a physically implemented register. Its major function is to perform as an indirect address pointer. Any instruction using R0 as a pointer, actually accesses the data pointed by the RAM Select Register (R4).

# 6.1.2 R1 (Time Clock /Counter)

- Increased by an external signal edge which is defined by the TE bit (CONT-4) through the TCC pin, or by the instruction cycle clock.
- Writable and readable as any other registers
- The TCC prescaler counter (IOCC1) is assigned to TCC
- The contents of the IOCC1 register is cleared whenever
  - a value is written to TCC register.
  - a value is written to TCC prescaler bits (Bit3, 2, 1, 0 of the CONT register)
  - during power on reset, /RESET, or WDT time out reset.

# 6.1.3 R2 (Program Counter) and Stack




Fig. 6-1 Program Counter Organization

- R2 and hardware stacks are 12-bit wide. The structure is depicted in the table under Section 6.1.3.1, *Data Memory Configuration* (next page).
- Generates 2K×13 bits on-chip ROM addresses to the relative programming instruction codes. One program page is 1024 words long.
- The contents of R2 are all set to "0"s when a RESET condition occurs.



- "JMP" instruction allows direct loading of the lower 10 program counter bits. Thus,"JMP" allows PC to jump to any location within a page.
- "CALL" instruction loads the lower 10 bits of the PC, and then PC+1 is pushed into the stack. Thus, the subroutine entry address can be located anywhere within a page.
- "RET" ("RETL k", "RETI") instruction loads the program counter with the contents of the top of stack.
- "ADD R2, A" allows a relative address to be added to the current PC, and the ninth and above bits of the PC will increase progressively.
- "MOV R2, A" allows loading of an address from the "A" register to the lower 8 bits of the PC, and the ninth and tenth bits (A8 ~ A9) of the PC will remain unchanged.
- Any instruction (except "ADD R2,A") that is written to R2 (e.g., "MOV R2, A", "BC R2, 6",....) will cause the ninth bit and the tenth bit (A8 ~ A9) of the PC to remain unchanged.
- In the case of EM78P258N, the most significant bit (A10) will be loaded with the content of PS0 in the status register (R3) upon execution of a "JMP", "CALL", or any other instructions set which write to R2.
- All instructions are single instruction cycle (fclk/2 or fclk/4) except for the instructions that are written to R2. Note that these instructions need one or two instructions cycle as determined by Code Option Register CYES bit.



# **6.1.3.1 Data Memory Configuration**

Address		R PAGE	registers	IC	OCX0 PAGE registers	IO	IOCX1 PAGE registers		
00	R0	R0 (Indirect Addressing Register)		r) Reserve			Reserve		
01	R1	(Time Cloc	ck Counter)	CONT	(Control Register)		Reserve		
02	R2	(Program	Counter)		Reserve		Reserve		
03	R3	(Status Re	gister)		Reserve		Reserve		
04	R4	(RAM Sele	ect Register)		Reserve		Reserve		
05	R5	(Port5)		IOC50	(I/O Port Control Register)	IOC51	(TCCA Counter)		
06	R6	(Port6)		IOC60	(I/O Port Control Register)	IOC61	(TCCB LSB Counter)		
07	R7	R7 (Port7)  R8 (ADC Input Select Register  R9 (ADC Control Register)  RA (ADC Offset Calibration Register)		10070	(I/O Port Control Register)	IOC71	(TCCB HSB Counter)		
08	R8				(TCCA Control Register)	IOC81	(TCCC Counter)		
09	R9			IOC90	(TCCB and TCCC Control Register)	IOC91	(Low-Time Register)		
0A	RA			IOCA0	(IR and TCCC Scale	IOCA1	(High-Time Register)		
0B	RB	•	erted value 04 of ADC)	IOCB0	Register)	IOCB1	(High-Time and Low-Time Scale control Register)		
0C	RC	`	erted value 08 of ADC)	IOCC0	(Open-drain Control Register)	IOCC1	(TCC Prescaler Control)		
0D	RD		erted value 0 of ADC)		(Pull-high Control Register)		Reserve		
0E	RE		Status 2 and Control Register	IOCE0	(WDT Control Register and Interrupt Mask Register 2)		Reserve		
0F	RF	(Interrupt S	Status Register 1)	IOCF0	(Interrupt Mask Register 1)		Reserve		
10 : 1F	General Registers								
20 : 3F		Bank0	Bank1						



# 6.1.4 R3 (Status Register)

7	6	5	4	3	2	1	0
RS <sup>-</sup>	T IOCS	PS0	Т	Р	Z	DC	С

Bit 7 (RST): Bit of reset type

Set to "1" if wake-up from sleep on pin change, status change, or AD conversion completed. Set to "0" if wake-up from other reset types

Bit 6 (IOCS): Select the Segment of IO control register

0 = Segment 0 (IOC50 ~ IOCF0) selected

1 = Segment 1 (IOC51 ~ IOCC1) selected

Bit 5 (PS0): Page select bits. PS0 is used to select a program memory page. When executing a "JMP," "CALL," or other instructions which cause the program counter to change (e.g., MOV R2, A), PS0 is loaded into the 11th bit of the program counter where it selects one of the available program memory pages. Note that RET (RETL, RETI) instruction does not change the PS0 bit. That is, the return will always be back to the page from where the subroutine was called, regardless of the current PS0 bit setting.

PS0	Program Memory Page [Address]
0	Page 0 [000-3FF]
1	Page 1 [400-7FF]

Bit 4 (T): Time-out bit. Set to "1" by the "SLEP" and "WDTC" commands, or during

power on and reset to "0" by WDT time-out.

Bit 3 (P): Power-down bit. Set to "1" during power-on or by a "WDTC" command

and reset to "0" by a "SLEP" command.

Bit 2 (Z): Zero flag. Set to "1" if the result of an arithmetic or logic operation is

zero.

Bit 1 (DC): Auxiliary carry flag

Bit 0 (C): Carry flag

# 6.1.5 R4 (RAM Select Register)

Bit 7: Set to "0" all the time

Bit 6: Used to select Bank 0 or Bank 1 of register

**Bits 5~0:** Used to select a register (address: 00~0F, 10~3F) in the indirect

addressing mode

See the table under Section 6.1.3.1, *Data Memory Configuration* for the configuration of the data memory.



# 6.1.6 R5 ~ R6 (Port 5 ~ Port 6)

R5 & R6 are I/O registers

The upper 2 bits of R5 are fixed to "0" Only the lower 6 bits of R5 are available The Bit2 ~ Bit5 of R6 are fixed to "0" Only Bits 1, 2, 6 and, 7 of R6 are available

# 6.1.7 R7 (Port 7)

Bit	7	6	5	4	3	2	1	0
EM78P258N	·0'	,0,	,0,	'0'	'0'	,0,	·0'	I/O
ICE259N	C3	C2	C1	C0	RCM1	RCM0	'0'	I/O

#### **NOTE**

- R7 is I/O registers
- With EM78P258N, only the lower 1 bit of R7 is available.

#### Bit 7 ~ Bit 2:

[With EM78P258N]: Unimplemented, read as '0'.

[With Simulator (C3~C0, RCM1, & RCM0)]: are IRC calibration bits in IRC oscillator mode. Under IRC oscillator mode of ICE255N (with ICE259N) (simulator, these are the IRC mode selection bits and IRC calibration bits.

Bit 7 ~ Bit 4 (C3 ~ C0): Calibrator of internal RC mode

C3	C2	C1	C0	Frequency (MHz)
0	0	0	0	(1-36%) x F
0	0	0	1	(1-31.5%) x F
0	0	1	0	(1-27%) x F
0	0	1	1	(1-22.5%) x F
0	1	0	0	(1-18%) x F
0	1	0	1	(1-13.5%) x F
0	1	1	0	(1-9%) x F
0	1	1	1	(1-4.5%) x F
1	1	1	1	F (default)
1	1	1	0	(1+4.5%) x F
1	1	0	1	(1+9%) x F
1	1	0	0	(1+135%) x F
1	0	1	1	(1+18%) x F
1	0	1	0	(1+22.5%) x F
1	0	0	1	(1+27%) x F
1	0	0	0	(1+31.5%) x F

**NOTE:** 1. Frequency values shown are theoretical and taken from an instance of a high frequency mode. Hence, they are shown for reference only. Definite values will depend on the actual process.

2. Similar way of calculation is also applicable to low frequency mode.



Bit 3 & Bit 2 ( RCM1, RCM0): IRC mode selection bits

RCM 1	RCM 0	Frequency (MHz)
1	1	4 (default)
1	0	8
0	1	1
0	0	455kHz

# 6.1.8 R8 (AISR: ADC Input Select Register)

The AISR register defines the pins of Port 5 as analog inputs or as digital I/O, individually.

7	6	5	4	3	2	1	0
_	_	_	_	ADE3	ADE2	ADE1	ADE0

Bit 7 ~ Bit 4: Not used

Bit 3 (ADE3): AD converter enable bit of P53 pin

0 = Disable ADC3, P53 acts as I/O pin

1 = Enable ADC3, acts as analog input pin

Bit 2 (ADE2): AD converter enable bit of P52 pin

0 = Disable ADC2, P52 acts as I/O pin

1 = Enable ADC2, acts as analog input pin

Bit 1 (ADE1): AD converter enable bit of P51 pin

0 = Disable ADC1, P51 acts as I/O pin

1 = Enable ADC1, acts as analog input pin

Bit 0 (ADE0): AD converter enable bit of P50 pin.

0 = Disable ADC0, P50 acts as I/O pin

1 = Enable ADC0, acts as analog input pin



# 6.1.9 R9 (ADCON: ADC Control Register)

7	6	5	4	3	2	1	0
VREFS	CKR1	CKR0	ADRUN	ADPD	1	ADIS1	ADIS0

Bit 7 (VREFS): The input source of the Vref of the ADC

0 = The Vref of the ADC is connected to Vdd (default value), and the P54/VREF pin carries out the function of P54

1 = The Vref of the ADC is connected to P54/VREF

#### **NOTE**

- The P54/TCC/VREF pin cannot be applied to TCC and VREF at the same time. If P53/TCC/VREF acts as VREF analog input pin, then CONT Bit 5 "TS" must be "0."
- The P54/TCC/VREF pin priority is as follows:

P53/TCC/VREF Pin Priority					
High	Medium	Low			
VREF	TCC	P54			

Bit 6 & Bit 5 (CKR1 & CKR0): The prescaler of oscillator clock rate of ADC

00 = 1: 4 (default value)

01 = 1: 16

10 = 1:64

11 = 1: WDT ring oscillator frequency

CKR0:CKR1	Operation Mode	Max. Operation Frequency		
00	Fsco/4	1 MHz		
01	Fsco/16	4 MHz		
10	Fsco/64	16MHz		
11	Internal RC	1 MHz		

Bit 4 (ADRUN): ADC starts to RUN.

1 = an AD conversion is started. This bit can be set by software

0 = Reset upon completion of the conversion. This bit **cannot** be reset through software

Bit 3 (ADPD): ADC Power-down mode

1 = ADC is operating

0 = Switch off the resistor reference to save power even while the

CPU is operating

Bit 2: Not used



#### Bit 1 ~ Bit 0 (ADIS1 ~ADIS0): Analog Input Select

00 = ADIN0/P50

01 = ADIN1/P51

10 = ADIN2/P52

11 = ADIN3/P53

These bits can only be changed when the ADIF bit (see Section 6.1.14, *RE (Interrupt Status 2 & Wake-Up Control Register)*) and the ADRUN bit are both LOW.

#### 6.1.10 RA (ADOC: ADC Offset Calibration Register)

7	6	5	4	3	2	1	0
CALI	SIGN	VOF[2]	VOF[1]	VOF[0]	"0"	"0"	"0"

Bit 7 (CALI): Calibration enable bit for ADC offset

0 = Calibration disable

1 = Calibration enable

Bit 6 (SIGN): Polarity bit of offset voltage

0 = Negative voltage

1 = Positive voltage

Bit 5 ~ Bit 3 (VOF[2] ~ VOF[0]): Offset voltage bits

VOF[2]	VOF[1]	VOF[0]	EM78P258N	ICE259N
0	0	0	0LSB	0LSB
0	0	1	2LSB	1LSB
0	1	0	4LSB	2LSB
0	1	1	6LSB	3LSB
1	0	0	8LSB	4LSB
1	0	1	10LSB	5LSB
1	1	0	12LSB	6LSB
1	1	1	14LSB	7LSB

Bit 2 ~ Bit 0: Unimplemented, read as '0'

# 6.1.11 RB (ADDATA: Converted Value of ADC)

7	,	6	5	4	3	2	1	0
AD	11	AD10	AD9	AD8	AD7	AD6	AD5	AD4

When the AD conversion is completed, the result is loaded into the ADDATA. The ADRUN bit is cleared, and the ADIF (see Section 6.1.14, *RE (Interrupt Status 2 & Wake-Up Control Register)*) is set.

RB is read only.



# 6.1.12 RC (ADDATA1H: Converted Value of ADC)

7	6	5	4	3	2	1	0
"0"	"0"	"0"	"0"	AD11	AD10	AD9	AD8

When the AD conversion is completed, the result is loaded into the ADDATA1H. The ADRUN bit is cleared, and the ADIF (see Section 6.1.14, *RE (Interrupt Status 2 & Wake-Up Control Register)*) is set.

RC is read only

# 6.1.13 RD (ADDATA1L: Converted Value of ADC)

7	6	5	4	3	2	1	0
AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0

When the AD conversion is completed, the result is loaded into the ADDATA1L. The ADRUN bit is cleared, and the ADIF (see Section 6.1.14, *RE (Interrupt Status 2 & Wake-Up Control Register)*) is set.

RD is read only

# 6.1.14 RE (Interrupt Status 2 & Wake-Up Control Register)

7	6	5	4	3	2	1	0
_	_	ADIF	-	ADWE	-	ICWE	-

#### NOTE

- RE <5> can be cleared by instruction but cannot be set.
- IOCE0 is the interrupt mask register.
- Reading RE will result to "logic AND" of RE and IOCE0.

Bit 7 & Bit 6: Not used

Bit 5 (ADIF): Interrupt flag for analog to digital conversion. Set when AD

conversion is completed. Reset by software

0 = no interrupt occurs1 = interrupt request

Bit 4: Not used, fixed to "0"

Bit 3 (ADWE): ADC wake-up enable bit

0 = Disable ADC wake-up1 = Enable ADC wake-up

When AD Conversion enters sleep mode, this bit must be set to

"Enable."

Bit 2 (CMPWE): Not used, fixed to "0"



Bit 1 (ICWE): Port 5 input change to wake-up status enable bit

0 = Disable Port 5 input change to wake-up status1 = Enable Port 5 input change to wake-up status

When Port 5 change enters sleep mode, this bit must be set to

"Enable."

Bit 0: Not implemented, read as '0'

#### 6.1.15 RF (Interrupt Status 2 Register)

7	6	5	4	3	2	1	0
LPWTIF	HPWTIF	TCCCIF	TCCBIF	TCCAIF	EXIF	ICIF	TCIF

#### NOTE

■ "1" means interrupt request; "0" means no interrupt occurs.

■ RF can be cleared by instruction but cannot be set.

■ IOCF0 is the relative interrupt mask register.

■ Reading RF will result to "logic AND" of RF and IOCF0.

Bit 7 (LPWTIF): Internal low-pulse width timer underflow interrupt flag for IR/PWM

function. Reset by software.

Bit 6 (HPWTIF): Internal high-pulse width timer underflow interrupt flag for IR/PWM

function. Reset by software.

Bit 5 (TCCCIF): TCCC overflow interrupt flag. Set when TCCC overflows. Reset by

software.

Bit 4 (TCCBIF): TCCB overflow interrupt flag. Set when TCCC overflows. Reset by

software.

Bit 3 (TCCAIF): TCCA overflow interrupt flag. Set when TCCC overflows. Reset by

software.

Bit 2 (EXIF): External interrupt flag. Set by falling edge on /INT pin. Reset by

software.

Bit 1 (ICIF): Port 5 input status change interrupt flag. Set when Port 5 input

changes. Reset by software.

Bit 0 (TCIF): TCC overflow interrupt flag. Set when TCC overflows. Reset by

software.

#### 6.1.16 R10 ~ R3F

These are all 8-bit general-purpose registers.



# 6.2 Special Purpose Registers

# 6.2.1 A (Accumulator)

Internal data transfer, or instruction operand holding. It cannot be addressed.

# 6.2.2 CONT (Control Register)

7	6	5	4	3	2	1	0
INTE	INT	TS	TE	PSTE	PST2	PST1	PST0

#### **NOTE**

- The CONT register is both readable and writable.
- Bit 6 is read only.

Bit 7 (INTE): INT signal edge

0 = interrupt occurs at the rising edge on the INT pin

1 = interrupt occurs at the falling edge on the INT pin

Bit 6 (INT): Interrupt enable flag

0 = masked by DISI or hardware interrupt

1 = enabled by the ENI/RETI instructions

This bit is readable only.

Bit 5 (TS): TCC signal source

0 = internal instruction cycle clock. P54 is bi-directional I/O pin.

1 = transition on the TCC pin

Bit 4 (TE): TCC signal edge

0 = increment if the transition from low to high takes place on the TCC nin

1 = increment if the transition from high to low takes place on the TCC pin.

Bit 3 (PSTE): Prescaler enable bit for TCC

0 = prescaler disable bit. TCC rate is 1:1.

1 = prescaler enable bit. TCC rate is set as Bit 2 ~ Bit 0.

Bit 2 ~ Bit 0 (PST2 ~ PST0): TCC prescaler bits

PST2	PST1	PST0	TCC Rate
0	0	0	1:2
0	0	1	1:4
0	1	0	1:8
0	1	1	1:16
1	0	0	1:32
1	0	1	1:64
1	1	0	1:128
1	1	1	1:256



#### **NOTE**

Tcc timeout period [1/Fosc x prescaler x 256(Tcc cnt) x 1(CLK=2)] Tcc timeout period [1/Fosc x prescaler x 256(Tcc cnt) x 2(CLK=4)]

# 6.2.3 IOC50 ~ IOC70 (I/O Port Control Register)

- "1" puts the relative I/O pin into high impedance, while "0" defines the relative I/O pin as output.
- Only the lower 6 bits of IOC50 can be defined.
- Only the bit1, 2, 6 and, 7 of IOC60 can be defined.
- Only the lower 1 bits of IOC70 can be defined, the others bits are not available.
- IOC50, IOC60, and IOC70 registers are all readable and writable

# 6.2.4 IOC80 (TCCA Control Register)

7	6	5	4	3	2	1	0
_	_	-	-	-	TCCAEN	TCCATS	TCCATE

#### **NOTE**

- Bit4 ~ 0 of IOC80 register is both readable and writable.
- Bit5 of IOC80 register is readable only.

Bit 7 ~ Bit 5: Not used

Bit 4 & Bit 3: Not used, fixed to "0".

Bit 2 (TCCAEN): TCCA enable bit

0 = disable TCCA

1 = enable TCCA as a counter

Bit 1 (TCCATS): TCCA signal source

0 =: internal instruction cycle clock. P61 is a bi-directional I/O pin.

1 = transit through the TCCA pin

Bit 0 (TCCATE): TCCA signal edge

0 = increment if transition from low to high takes place on the

TCCA pin

1 = increment if transition from high to low takes place on the

TCCA pin



# 6.2.5 IOC90 (TCCB and TCCC Control Register)

7	6	5	4	3	2	1	0
TCCBH	TCCBEN	-	-	_	TCCCEN	-	-

Bit 7 (TCCBHE): Control bit is used to enable the most significant byte of counter

1 = Enable the most significant byte of TCCBH TCCB is a 16-bit counter

0 = Disable the most significant byte of TCCBH (default value)
TCCB is an 8-bit counter

Bit 6 (TCCBEN): TCCB enable bit

0 = disable TCCB

1 = enable TCCB as a counter

Bit 5 & Bit 4: Not used, fixed to "0".

Bit 3: Not used.

Bit 2 (TCCCEN): TCCC enable bit

0 = disable TCCC

1 = enable TCCC as a counter

Bit 1 & Bit 0: Not used, fixed to "0".

# 6.2.6 IOCA0 (IR and TCCC Scale Control Register)

7	6	5	4	3	2	1	0
TCCCSE	TCCCS2	TCCCS1	TCCCS0	IRE	HF	LGP	IROUTE

Bit 7 (TCCCSE): Scale enable bit for TCCC

An 8-bit counter is provided as scale for TCCC and IR-Mode. When in IR-Mode, TCCC counter scale uses the low-time segments of the pulse generated by Fcarrier frequency modulation (see Fig. 6-11 in Section 6.8.2, *Function Description*).

0 = scale disable bit, TCCC rate is 1:1

1 = scale enable bit, TCCC rate is set as Bit 6 ~ Bit 4



#### Bit 6 ~ Bit 4 (TCCCS2 ~ TCCCS0): TCCC scale bits

The TCCCS2 ~ TCCCS0 bits of the IOCA0 register are used to determine the scale ratio of TCCC as shown below:

TCCCS2	TCCCS1	TCCCS0	TCCC Rate
0	0	0	1:2
0	0	1	1:4
0	1	0	1:8
0	1	1	1:16
1	0	0	1:32
1	0	1	1:64
1	1	0	1:128
1	1	1	1:256

#### Bit 3 (IRE): Infrared Remote Enable bit

- 0 = Disable IRE, i.e., disable H/W Modulator Function. IROUT pin fixed to high level and the TCCC is UP Counter.
- 1 = Enable IRE, i.e., enable H/W Modulator Function. Pin 67 defined as IROUT. If HP=1, the TCCC counter scale uses the low-time segments of the pulse generated by Fcarrier frequency modulation (see Fig. 6-11 in Section 6.8.2, Function Description). When HP=0, the TCCC is UP Counter.

# Bit 2 (HF): High Frequency bit

- 0 = PWM application. IROUT waveform is achieved according to high-pulse width timer and low-pulse width timer which determine the high time width and low time width respectively
- 1 = IR application mode. The low-time segments of the pulse generated by Fcarrier frequency modulation (see Fig. 6-11 in Section 6.8.2, *Function Description*)

#### Bit 1 (LGP): Long Pulse.

0 = The high-time register and low-time register is valid

1 = The high-time register is ignored. A single pulse is generated

#### Bit 0 (IROUTE): Control bit to define the P67 (IROUT) pin function

0 = P67 defined as bi-directional I/O pin

1 = P67 defined as IROUT. Under this condition, the I/O control bit of P67 (Bit 7 of IOC60) must be set to "0"



# 6.2.7 IOCB0 (Pull-Down Control Register)

7	6	5	4	3	2	1	0
-	-	/PD55	/PD54	/PD53	/PD52	/PD51	/PD50

#### NOTE

IOCB0 register is both readable and writable

Bit 7&Bit6: Not used, fixed to "1".

Bit 5 (/PD55): Control bit is used to enable the pull-down of the P55 pin

0 = Enable internal pull-down

1 = Disable internal pull-down

Bit 4 (/PD54): Control bit is used to enable the pull-down of the P54 pin

Bit 3 (/PD53): Control bit is used to enable the pull-down of the P53 pin

Bit 2 (/PD52): Control bit is used to enable the pull-down of the P52 pin

Bit 1 (/PD51): Control bit is used to enable the pull-down of the P51 pin

Bit 0 (/PD50): Control bit is used to enable the pull-down of the P50 pin.

# 6.2.8 IOCC0 (Open-Drain Control Register)

7	6	5	4	3	2	1	0
/OD67	/OD66	-	-	-	-	/OD61	/OD60

#### NOTE

IOCC0 register is both readable and writable

Bit 7 (/OD67): Control bit is used to enable the open-drain of the P67 pin

0 = Enable open-drain output

1 = Disable open-drain output

Bit 6 (/OD66): Control bit is used to enable the open-drain of the P66 pin

Bit 5~Bit2: Not used, fixed to "1".

Bit 1 (/OD61): Control bit is used to enable the open-drain of the P61 pin

Bit 0 (/OD60): Control bit is used to enable the open-drain of the P60 pin



# 6.2.9 IOCD0 (Pull-high Control Register)

7	6	5	4	3	2	1	0
/PH57	/PH56	/PH55	/PH54	/PH53	/PH52	/PH51	/PH50

#### NOTE

IOCD0 register is both readable and writable

Bit 7&Bit6: Not used, fixed to "1".

Bit 5 (/PH55): Control bit is used to enable the pull-high of the P55 pin.

0 = Enable internal pull-high;

1 = Disable internal pull-high.

Bit 4 (/PH54): Control bit is used to enable the pull-high of the P54 pin.

Bit 3 (/PH53): Control bit is used to enable the pull-high of the P53 pin.

Bit 2 (/PH52): Control bit is used to enable the pull-high of the P52 pin.

Bit 1 (/PH51): Control bit is used to enable the pull-high of the P51 pin.

Bit 0 (/PH50): Control bit is used to enable the pull-high of the P50 pin.

#### 6.2.10 IOCE0 (WDT Control & Interrupt Mask Registers 2)

7	6	5	4	3	2	1	0
WDTE	EIS	ADIE	-	PSWE	PSW2	PSW1	PSW0

Bit 7 (WDTE): Control bit is used to enable Watchdog Timer

0 = Disable WDT

1 = Enable WDT

WDTE is both readable and writable

Bit 6 (EIS): Control bit is used to define the function of the P60 (/INT) pin

0 = P60, bi-directional I/O pin

1 = /INT, external interrupt pin. In this case, the I/O control bit of P60 (Bit 0 of IOC60) must be set to "1"

#### **NOTE**

- When EIS is "0," the path of /INT is masked. When EIS is "1," the status of /INT pin can also be read by way of reading Port 6 (R6). Refer to Fig. 6-3 (I/O Port and I/O Control Register Circuit for P60(/INT)) under Section 6.4 (I/O Ports).
- EIS is both readable and writable.

Bit 5 (ADIE): ADIF interrupt enable bit

0 = disable ADIF interrupt1 = enable ADIF interrupt

Bit 4: Not used, fixed to "0".



Bit 3 (PSWE): Prescaler enable bit for WDT

0 = prescaler disable bit, WDT rate is 1:1

1 = prescaler enable bit, WDT rate is set as Bit2 ~ Bit0

Bit 2 ~ Bit 0 (PSW2 ~ PSW0): WDT prescaler bits

PSW2	PSW1	PSW0	WDT Rate
0	0	0	1:2
0	0	1	1:4
0	1	0	1:8
0	1	1	1:16
1	0	0	1:32
1	0	1	1:64
1	1	0	1:128
1	1	1	1:256

# 6.2.11 IOCF0 (Interrupt Mask Register)

7	6	5	4	3	2	1	0
LPWTIE	HPWTIE	TCCCIE	TCCBIE	TCCAIE	EXIE	ICIE	TCIE

#### **NOTE**

■ IOCF0 register is both readable and writable

■ Individual interrupt is enabled by setting its associated control bit in the IOCF0 and in IOCE0 Bit 5 to "1".

■ Global interrupt is enabled by the ENI instruction and is disabled by the DISI instruction. Refer to Fig. 6-7 (Interrupt Input Circuit) under Section 6.6 (Interrupt).

Bit 7 (LPWTIE): LPWTIF interrupt enable bit

0 = Disable LPWTIF interrupt1 = Enable LPWTIF interrupt

Bit 6 (HPWTIE): HPWTIF interrupt enable bit

0 = Disable HPWTIF interrupt1 = Enable HPWTIF interrupt

Bit 5 (TCCCIE): TCCCIF interrupt enable bit

0 = Disable TCCCIF interrupt1 = Enable TCCCIF interrupt

Bit 4 (TCCBIE): TCCBIF interrupt enable bit

0 = Disable TCCBIF interrupt1 = Enable TCCBIF interrupt



Bit 3 (TCCAIE): TCCAIF interrupt enable bit

0 = Disable TCCAIF interrupt1 = Enable TCCAIF interrupt

Bit 2 (EXIE): EXIF interrupt enable bit

0 = Disable EXIF interrupt1 = Enable EXIF interrupt

Bit 1 (ICIE): ICIF interrupt enable bit

0 = Disable ICIF interrupt1 = Enable ICIF interrupt

**Bit 0 (TCIE):** TCIF interrupt enable bit.

0 = Disable TCIF interrupt1 = Enable TCIF interrupt

#### 6.2.12 IOC51 (TCCA Counter)

**IOC51 (TCCA)** is an 8-bit clock counter. It can be read, written, and cleared on any reset condition and is an UP Counter.

#### **NOTE**

- TCCA timeout period [1/Fosc x (256-TCCA cnt) x 1(CLK=2)]
- TCCA timeout period [1/Fosc x (256-TCCA cnt) x 2(CLK=4)]

#### **6.2.13** *IOC61 (TCCB Counter)*

An 8-bit clock counter is for the least significant byte of **TCCBX (TCCB)**. It can be read, written, and cleared on any reset condition and is an UP Counter.

#### 6.2.14 IOC71 (TCCBH / MSB Counter)

An 8-bit clock counter is for the most significant byte of **TCCBX (TCCBH)**. It can be read, written, and cleared on any reset condition.

When TCCBHE (IOC90) is "0," then TCCBH is disabled. When TCCBHE is "1," then TCCB is a 16-bit length counter.

#### **NOTE**

#### When TCCBH is Disabled:

- TCCB timeout period [1/Fosc x ( 256 TCCB cnt ) x 1(CLK=2)]
- TCCB timeout period [1/Fosc x ( 256 TCCB cnt ) x 2(CLK=4)]

#### When TCCBH is Enabled:

- TCCB timeout period {1/Fosc x [ 65536 (TCCBH \* 256 + TCCB cnt)] x 1(CLK=2)}
- TCCB timeout period {1/Fosc x [ 65536 (TCCBH \* 256 + TCCB cnt)] x 2(CLK=4)}



#### 6.2.15 IOC81 (TCCC Counter)

**IOC81 (TCCC)** is an 8-bit clock counter that can be extended to 16-bit counter. It can be read, written, and cleared on any reset condition.

If HF (Bit 2 of IOCA0) = 1 and IRE (Bit 3 of IOCA0) = 1, TCCC counter scale uses the low-time segments of the pulse generated by Fcarrier frequency modulation (see Fig. 6-11 in Section 6.8.2, *Function Description*). Then TCCC value will be TCCC predict value.

When HP = 0 or IRE = 0, the TCCC is an UP Counter.

#### **NOTE**

#### **Under TCCC UP Counter mode:**

- TCCC timeout period [1/Fosc x scaler (IOCA0) x (256-TCCC cnt) x 1(CLK=2)]
- TCCC timeout period [1/Fosc x scaler (IOCA0) x (256-TCCC cnt) x 2(CLK=4)]

When HP = 1 and IRE = 1, TCCC counter scale uses the low-time segments of the pulse generated by Fcarrier frequency modulation.

#### **NOTE**

#### **Under IR mode:**

- Fcarrier = FT/ 2 { [1+decimal TCCC Counter value (IOC81)] \* TCCC Scale (IOCA0) }
- FT is system clock: FT = Fosc/1 (CLK=2)

FT = Fosc/2 (CLK=4)

#### 6.2.16 IOC91 (Low-Time Register)

The 8-bit Low-time register controls the active or Low segment of the pulse.

The decimal value of its contents determines the number of oscillator cycles and verifies that the IR OUT pin is active. The active period of IR OUT can be calculated as follows:

#### NOTE

- Low time width = { [1+decimal low-time value (IOC91)] \* Low time Scale(IOCB1) } / FT
- FT is system clock: FT = Fosc/1 (CLK=2)

FT = Fosc/2 (CLK=4)

When an interrupt is generated by the Low time down counter underflow (when enabled), the next instruction will be fetched from address 015H (Low time).



# 6.2.17 IOCA1 (High Time Register)

The 8-bit High-time register controls the inactive or High period of the pulse.

The decimal value of its contents determines the number of oscillator cycles and verifies that the IR OUT pin is inactive. The inactive period of IR OUT can be calculated as follows:

#### **NOTE**

- High time width = {[1+decimal high-time value (IOCA1)] \* High time Scale(IOCB1) } / FT
- FT is system clock: FT=Fosc/1(CLK=2)

FT=Fosc/2(CLK=4)

When an interrupt is generated by the High time down counter underflow (when enabled), the next instruction will be fetched from address 012H (High time).

# 6.2.18 IOCB1 High/Low Time Scale Control Register)

7	6	5	4	3	2	1	0
HTSE	HTS2	HTS1	HTS0	LTSE	LTS2	LTS1	LTS0

Bit 7 (HTSE):

High-time scale enable bit.

0 = scale disable bit, High-time rate is 1:1

1 = scale enable bit, High-time rate is set as Bit 6~Bit 4.

Bit 6 ~ Bit 4 (HTS2 ~ HTS0): High-time scale bits:

HTS2	HTS1	HTS0	High-Time Rate
0	0	0	1:2
0	0	1	1:4
0	1	0	1:8
0	1	1	1:16
1	0	0	1:32
1	0	1	1:64
1	1	0	1:128
1	1	1	1:256

Bit 3 (LTSE):

Low-time scale enable bit.

0 = scale disable bit, Low-time rate is 1:1

1 = scale enable bit, Low-time rate is set as Bit 2~Bit 0.

Bit 2 ~ Bit 0 (LTS2 ~ LTS0): Low-time scale bits:

LTS2	LTS1	LTS0	Low-Time Rate		
0	0	0	1:2		
0	0	1	1:4		
0	1	0	1:8		
0	1	1	1:16		
1	0	0	1:32		
1	0	1	1:64		
1	1	0	1:128		
1	1	1	1:256		



# 6.2.19 IOCC1 (TCC Prescaler Counter)

TCC prescaler counter can be read and written:

PST2	PST1	PST0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	TCC Rate
0	0	0	-	-	-	ı	-	-	•	V	1:2
0	0	1	-	-	1	ı	-	-	>	V	1:4
0	1	0	-	-	1	ı	-	V	>	V	1:8
0	1	1	-	-	-	-	V	V	V	V	1:16
1	0	0	-	-	-	V	V	V	V	V	1:32
1	0	1	-	-	V	V	V	V	V	V	1:64
1	1	0	-	V	V	V	V	V	V	V	1:128
1	1	1	V	V	V	V	V	V	V	V	1:256

V = valid value

The TCC prescaler counter is assigned to TCC (R1).

The contents of the IOCC1 register is cleared when one of the following occurs:

- a value is written to TCC register
- a value is written to TCC prescaler bits (Bit3,2,1,0 of CONT)
- power on reset, /RESET
- WDT time out reset

#### 6.3 TCC/WDT and Prescaler

There are two 8-bit counters available as prescalers that can be extended to 16-bit counter for the TCC and WDT respectively. The PST2 ~ PST0 bits of the CONT register are used to determine the ratio of the TCC prescaler, and the PWR2 ~ PWR0 bits of the IOCE0 register are used to determine the prescaler of WDT. The prescaler counter is cleared by the instructions each time such instructions are written into TCC. The WDT and prescaler will be cleared by the "WDTC" and "SLEP" instructions. Fig. 6-1 (next page) depicts the block diagram of TCC/WDT.

TCC (R1) is an 8-bit timer/counter. The TCC clock source can be internal clock or external signal input (edge selectable from the TCC pin). If TCC signal source is from internal clock, TCC will increase by 1 at every instruction cycle (without prescaler). Referring to Fig. 6-1, CLK=Fosc/2 or CLK=Fosc/4 is dependent to the CODE Option bit <CLKS>. CLK=Fosc/2 if the CLKS bit is "0," and CLK=Fosc/4 if the CLKS bit is "1." If TCC signal source is from external clock input, TCC will increase by 1 at every falling edge or rising edge of the TCC pin. TCC pin input time length (kept in High or Low level) must be greater than 1CLK.

#### **NOTE**

The internal TCC will stop running when sleep mode occurs. However, during AD conversion, when TCC is set to "SLEP" instruction, if the ADWE bit of RE register is enabled, the TCC will keep on running



The watchdog timer is a free running on-chip RC oscillator. The WDT will keep on running even when the oscillator driver has been turned off (i.e., in sleep mode). During normal operation or sleep mode, a WDT time-out (if enabled) will cause the device to reset. The WDT can be enabled or disabled at any time during normal mode through software programming. Refer to WDTE bit of IOCE0 register (Section 6.2.10 IOCE0 (WDT Control & Interrupt Mask Registers 2). With no prescaler, the WDT time-out period is approximately 18ms<sup>1</sup> or or 4.5ms<sup>2</sup>.

#### CLK (Fosc/2 or Fosc/4)




Fig. 6-1 TCC and WDT Block Diagram


#### 6.4 I/O Ports

The I/O registers (Port 5, Port 6, and Port 7) are bi-directional tri-state I/O ports. Port 5 is pulled-high and pulled-down internally by software. Likewise, P6 has its open-drain output through software. Port 5 features an input status changed interrupt (or wake-up) function. Each I/O pin can be defined as "input" or "output" pin by the I/O control register (IOC5 ~ IOC7). The I/O registers and I/O control registers are both readable and writable. The I/O interface circuits for Port 5, Port 6, and Port7 are illustrated in Figures 6-2, 6-3, 6-4, & 6-5 (see next page).

VDD=5V, WDT Time-out period = 16.5ms ± 30%.
VDD=3V, WDT Time-out period = 18ms ± 30%.


VDD=5V, WDT time-out period = 4.2ms ± 30%. VDD=3V, WDT time-out period = 4.5ms ± 30%.





NOTE: Open-drain is not shown in the figure.


Fig. 6-2 I/O Port and I/O Control Register Circuit for Port 6 and Port7



NOTE: Open-drain is not shown in the figure.

Fig. 6-3 I/O Port and I/O Control Register Circuit for P60(/INT)





NOTE: Pull-high (down) is not shown in the figure.

Fig. 6-4 I/O Port and I/O Control Register Circuit for Port 50  $\sim$  P57




Fig. 6-5 Port 5 Block Diagram with Input Change Interrupt/Wake-up



# 6.4.1 Usage of Port 5 Input Change Wake-up/Interrupt Function

(1) Wake-up	(2) Wake-up and Interrupt			
(a) Before SLEEP	(a) Before SLEEP			
1. Disable WDT	1. Disable WDT			
2. Read I/O Port 5 (MOV R5,R5)	2. Read I/O Port 5 (MOV R5,R5)			
3. Execute "ENI" or "DISI"	3. Execute "ENI" or "DISI"			
4. Enable wake-up bit (Set RE ICWE =1)	4. Enable wake-up bit (Set RE ICWE =1)			
5. Execute "SLEP" instruction	5. Enable interrupt (Set IOCF0 ICIE =1)			
(b) After wake-up	Execute "SLEP" instruction			
→ Next instruction	(b) After wake-up			
	1. IF "ENI" → Interrupt vector (006H)			
	2. IF "DISI" → Next instruction			
(3) Interrupt				
(a) Before Port 5 pin change				
1. Read I/O Port 5 (MOV R5,R5)				
2. Execute "ENI" or "DISI"				
3. Enable interrupt (Set IOCF0 ICIE =1)				
(b) After Port 5 pin changed (interrupt)				
1. IF "ENI" → Interrupt vector (006H)				
2. IF "DISI" → Next instruction				

# 6.5 RESET and Wake-up

# 6.5.1 RESET and Wake-up Operation

A RESET is initiated by one of the following events:

- 1. Power-on reset
- 2. /RESET pin input "low"
- 3. WDT time-out (if enabled).

The device is kept under RESET condition for a period of approximately 18ms³ (except in LXT mode) after the reset is detected. When in LXT mode, the reset time is 500ms. Two choices (18ms³ or 4.5ms⁴) are available for WDT-time out period. Once RESET occurs, the following functions are performed (the initial address is 000h):

- The oscillator continues running, or will be started (if under sleep mode)
- The Program Counter (R2) is set to all "0"
- All I/O port pins are configured as input mode (high-impedance state)
- The Watchdog Timer and prescaler are cleared
- When power is switched on, the upper 3 bits of R3 is cleared
- The CONT register bits are set to all "1" except for the Bit 6 (INT flag)
- The IOCB0 register bits are set to all "1"

VDD=5V, WDT Time-out period = 16.5ms ± 30%. VDD=3V, WDT Time-out period = 18ms ± 30%.

VDD=5V, WDT Time-out period = 4.2ms ± 30%. VDD=3V, WDT Time-out period = 4.5ms ± 30%.



- The IOCC0 register bits are set to all "1"
- The IOCD0 register bits are set to all "1"
- Bits 7, 5, and 4 of IOCE0 register is cleared
- Bit 5 and 4 of RC register is cleared
- RF and IOCF0 registers are cleared

Executing the "SLEP" instruction will assert the sleep (power down) mode. While entering into sleep mode, the Oscillator, TCC, TCCA, TCCB, and TCCC are stopped. The WDT (if enabled) is cleared but keeps on running.

During AD conversion, when "SLEP" instruction I set; the Oscillator, TCC, TCCA, TCCB, and TCCC keep on running. The WDT (if enabled) is cleared but keeps on running.

The controller can be awakened by-

- Case 1 External reset input on /RESET pin
- Case 2 WDT time-out (if enabled)
- Case 3 Port 5 input status changes (if ICWE is enabled)
- Case 4 AD conversion completed (if ADWE enable).

The first two cases (1 & 2) will cause the EM78P258N to reset. The T and P flags of R3 can be used to determine the source of the reset (wake-up). Cases 3, &4 are considered the continuation of program execution and the global interrupt ("ENI" or "DISI" being executed) decides whether or not the controller branches to the interrupt vector following wake-up. If ENI is executed before SLEP, the instruction will begin to execute from address 0x06 (Case 3), and 0x0C (Case 4) after wake-up. If DISI is executed before SLEP, the execution will restart from the instruction next to SLEP after wake-up.

Only one of Cases 1 to 4 can be enabled before entering into sleep mode. That is: Case [a] If WDT is enabled before SLEP, all of the RE bit is disabled. Hence, the EM78P258N can be awaken only with Case 1 or Case 2. Refer to the section on Interrupt (Section 6.6 below) for further details.

Case [b] If Port 5 Input Status Change is used to wake-up EM78P258N and the ICWE bit of RE register is enabled before SLEP. At the same time, the WDT must be disabled. Hence, the EM78P258N can be awaken only with Case 3. Wake-up time is dependent on oscillator mode. Under RC mode the reset time is 32 clocks. In High XTAL mode, reset time is 2ms and 32clocks; and in low XTAL mode, the reset time is 500ms.



Case [d] If AD conversion is completed, it wakes-up EM78P258N and ADWE bit of RE register is enabled before SLEP. At the same time, WDT must be disabled by software. Hence, the EM78P258N can be awaken only with Case 4. The wake-up time is 15 TAD (ADC clock period).

If Port 5 Input Status Change Interrupt is used to wake up the EM78P258N (as in Case [b] above), the following instructions must be executed before SLEP:

BC	R3, 7	; Select Segment 0
VOM	A, @00xx1110b	; Select WDT prescaler and Disable WDT
IOW	IOCE0	
WDTC		; Clear WDT and prescaler
MOV	R5, R5	; Read Port 5
ENI (or DISI)		; Enable (or disable) global interrupt
MOV	A, @xxxxxx1xb	; Enable Port 5 input change wake-up bit
MOV	RE	
MOV	A, @xxxxxx1xb	; Enable Port 5 input change interrupt
IOW	IOCF0	
SLEP		; Sleep



## 6.5.1.1 Wake-Up and Interrupt Modes Operation Summary

All categories under Wake-up and Interrupt modes are summarized below.

Signal	Sleep Mode	Normal Mode	
		DISI + IOCF0 (EXIE) bit2=1	
		Next Instruction + Set RF (EXIF)=1	
INT Pin	N/A	ENI + IOCF0 (EXIE) bit2=1	
		Interrupt Vector (003H) + Set RF (EXIF)=1	
	RE (ICWE) bit1=0, IOCF0 (ICIE) bit1=0	IOCF0 (ICIE) bit1=0	
	Oscillator, TCC, TCCX and IR/PWM are stopped.	Date:	
	Port5 input status changed wake-up is invalid.	Port5 input status change interrupted is invalid	
	RE (ICWE) bit1=0, IOCF0 (ICIE) bit1=1	N/A	
	Set RF (ICIF)=1,		
	Oscillator, TCC, TCCX and IR/PWM are stopped.	N/A	
	Port5 input status changed wake-up is invalid.		
Port5 Input Status	RE (ICWE) bit1=1, IOCF0 (ICIE) bit1=0	N/A	
Change	Wake-up + Next Instruction	N/A	
	Oscillator, TCC, TCCX and IR/PWM are stopped.		
	RE (ICWE) bit1=1, DISI + IOCF0 (ICIE) bit1=1	DISI + IOCF0 (ICIE) bit1=1	
	Wake-up + Next Instruction + Set RF (ICIF)=1	Next Instruction + Set RF (ICIF)=1	
	Oscillator, TCC, TCCX and IR/PWM are stopped.	( )	
	RE (ICWE) bit1=1, ENI + IOCF0 (ICIE) bit1=1	ENI + IOCF0 (ICIE) bit1=1	
	Wake-up + Interrupt Vector (006H) + Set RF (ICIF)=1	Interrupt Vector(006H)+ Set RF (ICIF)=1	
	Oscillator, TCC, TCCX and IR/PWM are stopped.		
		DISI + IOCF0 (TCIE) bit0=1	
TCC Over Flow	N/A	Next Instruction + Set RF (TCIF)=1	
		ENI + IOCF0 (TCIE) bit0=1	
		Interrupt Vector (009H) + Set RF (TCIF)=1	
	RE (ADWE) bit3=0, IOCE0 (ADIE) bit5=0	IOCE0 (ADIE) bit5=0	
	Clear R9 (ADRUN)=0, ADC is stopped,		
	AD conversion wake-up is invalid.	AD conversion interrupted is invalid	
	Oscillator, TCC, TCCX and IR/PWM are stopped.  RE (ADWE) bit3=0, IOCE0 (ADIE) bit5=1	NI/A	
	RE (ADVVE) bit3=0, IOCE0 (ADIE) bit5=1	N/A	
	Set RF (ADIF)=1, R9 (ADRUN)=0, ADC is stopped,		
	AD conversion wake-up is invalid.	N/A	
	Oscillator, TCC, TCCX and IR/PWM are stopped.		
	RE (ADWE) bit3=1, IOCE0 (ADIE) bit5=0	N/A	
AD Conversion	( )	N/A	
	Wake-up + Next Instruction, Oscillator, TCC, TCCX and IR/PWM keep on running.	N/A	
	Wake-up when ADC completed.	N/A	
	RE (ADWE) bit3=1, DISI + IOCE0 (ADIE) bit5=1	DISI + IOCE0 (ADIE) bit5=1	
	Wake-up + Next Instruction + RE (ADIF)=1,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
	Oscillator, TCC, TCCX and IR/PWM keep on running.	Next Instruction + RE (ADIF)=1	
	Wake-up when ADC completed.		
	RE (ADWE) bit3=1, ENI + IOCE0 (ADIE) bit5=1	ENI + IOCE0 (ADIE) bit5=1	
	Wake-up + Interrupt Vector (00CH)+ RE (ADIF)=1,		
	Oscillator, TCC, TCCX and IR/PWM keep on running.	Interrupt Vector (00CH) + Set RE (ADIF)=1	
	Wake-up when ADC completed.		



Signal	Sleep Mode	Normal Mode		
IR/PWM underflow		DISI + IOCF0 (HPWTIF) bit6=1		
interrupt	N/A	Next Instruction + Set RF (HPWTIE)=1		
(High-pulse width imer	I	ENI + IOCF0 (HPWTIF) bit6 =1		
underflow interrupt)		Interrupt Vector (012H) + Set RF (HPWTIE)=1		
IR/PWM underflow		DISI + IOCF0 (LPWTIF) bit7=1		
interrupt	N/A	Next Instruction + Set RF (LPWTIE)=1		
(Low-pulse width timer		ENI + IOCF0 (LPWTIF) bit7 =1		
underflow interrupt)		Interrupt Vector (015H) + Set RF (LPWTIE)=1		
		DISI + IOCF0 (TCCAIE) bit3=1		
TCCA Over Flow	N/A	Next Instruction + Set RF (TCCAIF)=1		
TOOK OVER Flow	IVA	ENI + IOCF0 (TCCAIE) bit3=1		
		Interrupt Vector (018H) + Set RF (TCCAIF)=1		
		DISI + IOCF0 (TCCBIE) bit4=1		
TCCB Over Flow	N/A	Next Instruction + Set RF (TCCBIF)=1		
TCCB Over Flow	N/A	ENI + IOCF0 (TCCBIE) bit4=1		
		Interrupt Vector (01BH) + Set RF (TCCBIF)=1		
		DISI + IOCF0 (TCCCIE) bit5=1		
TCCC Over Flow	N/A	Next Instruction + Set RF (TCCCIF)=1		
1000 Over 1 low	N/A	ENI + IOCF0 (TCCCIE) bit5=1		
		Interrupt Vector (01EH) + Set RF (TCCCIF)=1		
WDT Time Out	Wake-up + Reset (address 0x00)	Reset (address 0x00)		
IOCE (WDTE) bit7=1	Tranc up - Neset (address 6x00)	Reset (address UXUU)		



## 6.5.1.2 Register Initial Values after Reset

The following summarizes the initialized values for registers.

Address	Name	Reset Type	Bi	t 7	Bi	t 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Bit Name	C	57	C:	56	C55	C54	C53	C52	C51	C50
		Туре	Α	В	Α	В	_	_	_	_	_	_
N/A	IOC50	Power-On	0	1	0	1	1	1	1	1	1	1
		/RESET and WDT	0	1	0	1	1	1	1	1	1	1
		Wake-Up from Pin Change	0	Р	0	Р	Р	Р	Р	Р	Р	Р
		Bit Name	С	67	C	66	ı	_	_	_	C61	C60
		Power-On		1			1	1	1	1	1	1
N/A	IOC60	/RESET and WDT		1	,		1	1	1	1	1	1
		Wake-Up from Pin Change	F	>	F	•	Р	Р	Р	Р	Р	Р
		Bit Name	)	Χ	>	(	Х	Х	Х	Х	Х	C70
		Power-On	(	)	(	)	0	0	0	0	0	1
N/A	IOC70	/RESET and WDT	(	)	(	)	0	0	0	0	0	1
		Wake-Up from Pin Change	F	>	F	•	Р	Р	Р	Р	Р	Р
		Bit Name	Х		>	(	-	_	_	TCCAEN	TCCATS	TCCATE
	IOC80	Power-On	(	)	(	)	0	0	0	0	0	0
N/A	10000	/RESET and WDT	(	)	(	)	0	0	0	0	0	0
		Wake-Up from Pin Change	Р		F	o	Р	Р	Р	Р	Р	Р
		Bit Name	TCCBHE		TCC	BEN	_	_	Х	TCCCEN	_	_
	IOC90	Power-On	(	0		)	0	0	0	0	0	0
N/A	10090	/RESET and WDT	(	)	(	)	0	0	0	0	0	0
		Wake-Up from Pin Change	F	>	F	)	Р	Р	Р	Р	Р	Р
		Bit Name	TCC	CSE	TCC	CS2	TCCCS1	TCCCS0	IRE	HF	LGP	IROUTE
	IOCA0	Power-On	(	)	(	)	0	0	0	0	0	0
N/A	(IR CR)	/RESET and WDT	(	)	(	)	0	0	0	0	0	0
		Wake-Up from Pin Change	ı	>	F	•	Р	Р	Р	Р	Р	Р
		Bit Name		-	-	-	/PD55	/PD54	/PD53	/PD52	/PD51	/PD50
	IOCB0	Power-On		1			1	1	1	1	1	1
N/A	(PDCR)	/RESET and WDT		1			1	1	1	1	1	1
		Wake-Up from Pin Change	ı	<b>5</b>	F	)	Р	Р	Р	Р	Р	Р
		Bit Name	/0[	067	/0[	066	-	_	_	_	/OD61	/OD60
	IOCC0	Power-On		1		l	1	1	1	1	1	1
N/A	(ODCR)	/RESET and WDT	·	1			1	1	1	1	1	1
		Wake-Up from Pin Change	F	)	F	o	Р	Р	Р	Р	Р	Р



Address	Name	Reset Type	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Bit Name	_	_	/PH55	/PH54	/PH53	/PH52	/PH51	/PH50
	IOCD0	Power-On	1	1	1	1	1	1	1	1
N/A	(PHCR)	/RESET and WDT	1	1	1	1	1	1	1	1
	, ,	Wake-Up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	WDTC	EIS	ADIE	_	PSWE	PSW2	PSW1	PSW0
		Power-On	0	0	0	0	0	0	0	0
N/A	IOCE0	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-Up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	LPWTIE	HPWTIE	TCCCIE	TCCBIE	TCCAIE	EXIE	ICIE	TCIE
		Power-On	0	0	0	0	0	0	0	0
N/A	IOCF0	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-Up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	TCCA7	TCCA6	TCCA5	TCCA4	TCCA3	TCCA2	TCCA1	TCCA0
	N/A IOC51 (TCCA)	Power-On	0	0	0	0	0	0	0	0
N/A		/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-Up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	TCCB7	TCCB6	TCCB5	TCCB4	TCCB3	TCCB2	TCCB1	TCCB0
	IOC61	Power-On	0	0	0	0	0	0	0	0
N/A	(TCCB)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-Up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	ТССВН7	тссвн6	TCCBH5	ТССВН4	тссвн3	TCCBH2	TCCBH1	тссвно
	IOC71	Power-On	0	0	0	0	0	0	0	0
N/A	(TCCBH)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-Up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	TCCC7	TCCC6	TCCC5	TCCC4	TCCC3	TCCC2	TCCC1	TCCC0
	IOC81	Power-On	0	0	0	0	0	0	0	0
N/A	(TCCC)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-Up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	LTR7	LTR6	LTR5	LTR4	LTR3	LTR2	LTR1	LTR0
	IOC91	Power-On	0	0	0	0	0	0	0	0
N/A	(LTR)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-Up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р



Address	Name	Reset Type	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Bit Name	HTR7	HTR6	HTR5	HTR4	HTR3	HTR2	HTR1	HTR0
	IOCA1	Power-On	0	0	0	0	0	0	0	0
N/A	(HTR)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-Up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	HTSE	HTS2	HTS1	HTS0	LTSE	LTS2	LTS1	LTS0
	IOCB1	Power-On	0	0	0	0	0	0	0	0
N/A	(HLTS)	/RESET and WDT	0	0	0	0	0	0	0	0
	,	Wake-Up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	TCCPC7	TCCPC6	TCCPC5	TCCPC4	TCCPC3	TCCPC2	TCCPC1	TCCPC0
	IOCC1	Power-On	0	0	0	0	0	0	0	0
N/A	(TCCPC)	/RESET and WDT	0	0	0	0	0	0	0	0
	,	Wake-Up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	INTE	INT	TS	TE	PSTE	PST2	PST1	PST0
		Power-On	1	0	1	1	0	0	0	0
N/A	CONT	/RESET and WDT	1	0	1	1	0	0	0	0
		Wake-Up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	_	_	_	_	_	_	_	_
		Power-On	U	U	U	U	U	U	U	U
0x00	R0(IAR)	/RESET and WDT	Р	Р	Р	Р	Р	Р	Р	Р
		Wake-Up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	_	_	_	_	_	_	_	_
		Power-On	0	0	0	0	0	0	0	0
0x01	R1(TCC)	/RESET and WDT	0	0	0	0	0	0	00	0
		Wake-Up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	_	_	1	_	ı	_	_	_
		Power-On	0	0	0	0	0	0	0	0
0x02	R2(PC)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-Up from Pin Change		Jump to a	ddress 0x0	06 or conti	nue to exe	cute next	instruction	
		Bit Name	RST	IOCS	PS0	Т	Р	Z	DC	С
		Power-On	0	0	0	1	1	U	U	U
0x03	R3(SR)	/RESET and WDT	0	0	0	Т	t	Р	Р	Р
		Wake-Up from Pin Change	Р	Р	Р	Т	t	Р	Р	Р



Address	Name	Reset Type	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Bit Name	Х	BS	Х	Х	Х	Х	Х	Х
		Power-On	0	0	U	U	U	U	U	U
0x04	R4(RSR)	/RESET and WDT	0	0	Р	Р	Р	Р	Р	Р
		Wake-Up from Pin Change	0	Р	Р	Р	Р	Р	Р	Р
		Bit Name	P57	P56	P55	P54	P53	P52	P51	P50
		Power-On	1	1	1	1	1	1	1	1
0x05	R5	/RESET and WDT	1	1	1	1	1	1	1	1
		Wake-Up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	P67	P66	P65	P64	P63	P62	P61	P60
		Power-On	1	1	1	1	1	1	1	1
0x06	R6	/RESET and WDT	1	1	1	1	1	1	1	1
		Wake-Up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	_	_	-	_	_	-	_	P70
	0x7 R7	Power-On	0	0	0	0	0	0	0	1
0x7		/RESET and WDT	0	0	0	0	0	0	0	1
		Wake-Up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	_	_	_	_	ADE3	ADE2	ADE1	ADE0
	R8	Power-On	0	0	0	0	0	0	0	0
0x8	(AISR)	/RESET and WDT	0	0	0	0	0	0	0	0
	,	Wake-Up from Pin Change	0	0	0	0	Р	Р	Р	Р
		Bit Name	VREFS	CKR1	CKR0	ADRUN	ADPD	1	ADIS1	ADIS0
	R9	Power-On	0	0	0	0	0	0	0	0
0x9	(ADCON)	/RESET and WDT	0	0	0	0	0	0	0	0
	,	Wake-Up from Pin Change	Р	Р	Р	Р	Р	0	Р	Р
		Bit Name	CALI	SIGN	VOF[2]	VOF[1]	VOF[0]	_	_	_
	RA	Power-On	0	0	0	0	0	0	0	0
0xA	(ADOC)	/RESET and WDT	0	0	0	0	0	0	0	0
		Wake-Up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	AD11	AD10	AD9	AD8	AD7	AD6	AD5	AD4
	RB	Power-On	U	U	U	U	U	U	U	U
0XB	(ADDATA)	/RESET and WDT	U	U	U	U	U	U	U	U
	,	Wake-Up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р



Address	Name	Reset Type	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Bit Name	"0"	"0"	"0"	"0"	AD11	AD10	AD9	AD8
	RC	Power-On	0	0	0	0	J	J	U	U
0XC	(ADDATA1H)	/RESET and WDT	0	0	0	0	J	J	U	U
	,	Wake-Up from Pin Change	0	0	0	0	Р	Р	Р	Р
		Bit Name	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0
	RD	Power-On	U	U	U	U	U	U	U	U
0XD	(ADDATA1L0)	/RESET and WDT	U	U	U	U	U	U	U	U
	,	Wake-Up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	-	_	ADIF	_	ADWE	-	ICWE	_
	RE	Power-On	0	0	0	0	0	0	0	0
0xE	(ISR2)	/RESET and WDT	0	0	0	0	0	0	0	0
	,	Wake-Up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	LPWTIF	HPWTIF	TCCCIF	TCCBIF	TCCAIF	EXIF	ICIF	TCIF
	RF	Power-On	0	0	0	0	0	0	0	0
0xF	(ISR1)	/RESET and WDT	0	0	0	0	0	0	0	0
	,	Wake-Up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р
		Bit Name	-	_	-	_	-	-	_	_
		Power-On	U	U	J	U	U	J	U	U
0x10~0x3F	R10~R3F	/RESET and WDT	Р	Р	Р	Р	Р	Р	Р	Р
		Wake-Up from Pin Change	Р	Р	Р	Р	Р	Р	Р	Р

Legend: X: not used

P: previous value before reset

U: unknown or don't care.

t: check table under Section 6.5.2

## 6.5.1.3 Controller Reset Block Diagram




Fig. 6-6 Controller Reset Block Diagram



## 6.5.2 The T and P Status under STATUS (R3) Register

A RESET condition is initiated by one of the following events:

- 1. Power-on reset
- 2. /RESET pin input "low"
- 3. WDT time-out (if enabled).

The values of RST, T, and P as listed in the table below, are used to check how the processor wakes up.

Reset Type	RST	T	Р
Power-on	0	1	1
/RESET during Operating mode	0	*P	*P
/RESET wake-up during SLEEP mode	0	1	0
WDT during Operating mode	0	0	1
WDT wake-up during SLEEP mode	0	0	0
Wake-up on pin change during SLEEP mode	1	1	0

\*P: Previous status before reset

The following shows the events that may affect the status of T and P.

Event	RST	T	Р
Power-on	0	1	1
WDTC instruction	*P	1	1
WDT time-out	0	0	*P
SLEP instruction	*P	1	0
Wake-up on pin changed during SLEEP mode	1	1	0

\*P: Previous value before reset

## 6.6 Interrupt

The EM78P258N has five interrupts as listed below:

- 1. TCC, TCCA, TCCB, TCCC overflow interrupt
- 2. Port 5 Input Status Change Interrupt
- 3. External interrupt [(P60, /INT) pin]
- 4. Analog to Digital conversion completed
- 5. IR/PWM underflow interrupt

Before the Port 5 Input Status Change Interrupt is enabled, reading Port 5 (e.g. "MOV R5,R5") is necessary. Each Port 5 pin will have this feature if its status changes. The Port 5 Input Status Change Interrupt will wake-up the EM78P258N from the sleep mode if it is enabled prior to going into the sleep mode by executing SLEP instruction. When wake-up occurs, the controller will continue to execute program in-line if the global interrupt is disabled. If enabled, the global interrupt will branch out to the interrupt vector 006H.



External interrupt equipped with digital noise rejection circuit (input pulse less than 8 system clocks time) is eliminated as noise. However, under Low XTAL oscillator (LXT) mode the noise rejection circuit will be disabled. Edge selection is possible with INTE of CONT. When an interrupt is generated by the External interrupt (when enabled), the next instruction will be fetched from address 003H. Refer to the Word 1 Bits 9 & 8 (Section 6.14.2, Code Option Register (Word1)) for digital noise rejection definition

RF and RE are the interrupt status register that records the interrupt requests in the relative flags/bits. IOCF0 and IOCE0 are interrupt mask registers. The global interrupt is enabled by the ENI instruction and is disabled by the DISI instruction. Once in the interrupt service routine, the source of an interrupt can be determined by polling the flag bits in RF. The interrupt flag bit must be cleared by instructions before leaving the interrupt service routine to avoid recursive interrupts.

The flag (except for the ICIF bit) in the Interrupt Status Register (RF) is set regardless of the ENI execution. Note that the result of RF will be the logic AND of RF and IOCF0 (refer to figure below). The RETI instruction ends the interrupt routine and enables the global interrupt (the ENI execution).

When an interrupt is generated by the Timer clock/counter (if enabled), the next instruction will be fetched from Address 009, 018, 01B, and 01EH (TCC, TCCA, TCCB, and TCCC respectively).

When an interrupt is generated by the AD conversion is completed (if enabled), the next instruction will be fetched from Address 00CH.

When an interrupt is generated by the High time / Low time down counter underflow (when enabled), the next instruction will be fetched from Address 012 and 015H (High time and Low time respectively).

Before the interrupt subroutine is executed, the contents of ACC and the R3 and R4 registers will be saved by the hardware. If another interrupt occurs, the ACC, R3, and R4 will be replaced by the new interrupt. After the interrupt service routine is completed, the ACC, R3, and R4 registers are restored.






Fig. 6.7 Interrupt Input Circuit




Fig. 6.8 Interrupt Backup Diagram

In EM78P258N, each individual interrupt source has its own interrupt vector as depicted in the table below.

Interrupt Vector	Interrupt Status	Priority*
003H	External interrupt	1
006H	Port 5 pin change	2
009H	TCC overflow interrupt	3
00CH	AD conversion complete interrupt	4
012H	High-pulse width timer underflow interrupt	5
015H	Low-pulse width timer underflow interrupt	6
018H	TCCA overflow interrupt	7
01BH	TCCB overflow interrupt	8
01EH	TCCC overflow interrupt	9

\*Priority: 1 = highest; 9 = lowest priority



## 6.7 Analog-To-Digital Converter (ADC)

The analog-to-digital circuitry consisted of a 4-bit analog multiplexer; three control registers (AISR/R8, ADCON/R9, & ADOC/RA), three data registers (ADDATA/RB, ADDATA1H/RC, & ADDATA1L/RD), and an ADC with 12-bit resolution as shown in the functional block diagram below. The analog reference voltage (Vref) and the analog ground are connected via separate input pins.

The ADC module utilizes successive approximation to convert the unknown analog signal into a digital value. The result is fed to the ADDATA, ADDATA1H, and ADDATA1L. Input channels are selected by the analog input multiplexer via the ADCON register Bits ADIS1 and ADIS0.




Fig. 6-9 Analog-to-Digital Conversion Functional Block Diagram

## 6.7.1 ADC Control Register (AISR/R8, ADCON/R9, ADOC/RA)

#### 6.7.1.1 R8 (AISR: ADC Input Select Register)

7	6	5	4	3	2	1	0
_	_	_	-	ADE3	ADE2	ADE1	ADE0

AISR register defines the Port 5 pins as analog inputs or as digital I/O, individually.

Bit 7 ~ 4: Not used

Bit 3 (ADE3): AD converter enable bit of P53 pin

0 = Disable ADC3, P53 acts as I/O pin

1 = Enable ADC3 acts as analog input pin

Bit 2 (ADE2): AD converter enable bit of P52 pin

0 = Disable ADC2, P53 acts as I/O pin

1 = Enable ADC2 acts as analog input pin



Bit 1 (ADE1): AD converter enable bit of P51 pin

0 = Disable ADC1, P51 acts as I/O pin

1 = Enable ADC1 acts as analog input pin

Bit 0 (ADE0): AD converter enable bit of P50 pin

0 = Disable ADC0, P50 acts as I/O pin

1 = Enable ADC0 acts as analog input pin

#### 6.7.1.2 R9 (ADCON: AD Control Register)

7	6	5	4	3	2	1	0
VREFS	CKR1	CKR0	ADRUN	ADPD	-	ADIS1	ADIS0

**ADCON** register controls the operation of the AD conversion and decides which pin should be currently active.

Bit 7(VREFS): The input source of the Vref of the ADC

0 = The Vref of the ADC is connected to Vdd (default value), and the P54/VREF pin carries out the P54 function

1 = The Vref of the ADC is connected to P54/VREF

#### **NOTE**

The P54/TCC/VREF pin cannot be applied to TCC and VREF at the same time. IF P54/TCC/VREF acts as VREF analog input pin, then CONT Bit 5 (TS) must be "0"... The P54/TCC/VREF pin priority is as follows:

P54/TCC/VREF Pin Priority								
High	Medium	Low						
VREF	TCC	P54						

Bit 6 ~ Bit 5 (CKR1 ~ CKR0): The ADC prescaler oscillator clock rate

00 = 1: 4 (default value)

01 = 1: 16

10 = 1: 64

11 = 1: WDT ring oscillator frequency

CKR0:CKR1	Operation Mode	Max. Operation Frequency
00	Fsco/4	1 MHz
01	Fsco/16	4 MHz
10	Fsco/64	16MHz
11	Internal RC	1 MHz



Bit 4 (ADRUN): ADC starts to RUN.

1 = an AD conversion is started. This bit can be set by

software.

0 = reset on completion of the conversion. This bit

cannot be reset though software.

Bit 3 (ADPD): ADC Power-down mode.

1 = ADC is operating

0 = switch off the resistor reference to save power even

while the CPU is operating.

Bit 2: Not used

Bit 1 ~ Bit 0 (ADIS1 ~ ADIS0): Analog Input Select

00 = ADIN0/P50 01 = ADIN1/P51 10 = ADIN2/P52 11 = ADIN3/P53

These bits can only be changed when the ADIF bit and

the ADRUN bit are both LOW.

#### 6.7.1.3 RA (ADOC: AD Offset Calibration Register)

7	6	5	4	3	2	1	0
CALI	SIGN	VOF[2]	VOF[1]	VOF[0]	_	_	_

Bit 7 (CALI): Calibration enable bit for ADC offset

0 = Calibration disable1 = Calibration enable

Bit 6 (SIGN): Polarity bit of offset voltage

0 = Negative voltage1 = Positive voltage

Bit 5 ~ Bit 3 (VOF[2] ~ VOF[0]): Offset voltage bits.

VOF[2]	VOF[1]	VOF[0]	EM78P258N	ICE259N
0	0	0	0LSB	0LSB
0	0	1	2LSB	1LSB
0	1	0	4LSB	2LSB
0	1	1	6LSB	3LSB
1	0	0	8LSB	4LSB
1	0	1	10LSB	5LSB
1	1	0	12LSB	6LSB
1	1	1	14LSB	7LSB

Bit 2 ~ Bit 0: Unimplemented, read as '0'.



# 6.7.2 ADC Data Register (ADDATA/RB, ADDATA1H/RC, ADDATA1L/RD)

When the AD conversion is completed, the result is loaded to the ADDATA, ADDATA1H and ADDATA1L registers. The ADRUN bit is cleared, and the ADIF is set.

### 6.7.3 ADC Sampling Time

The accuracy, linearity, and speed of the successive approximation of AD converter are dependent on the properties of the ADC and the comparator. The source impedance and the internal sampling impedance directly affect the time required to charge the sample holding capacitor. The application program controls the length of the sample time to meet the specified accuracy. Generally speaking, the program should wait for  $2\mu s$  for each  $K\Omega$  of the analog source impedance and at least  $2\mu s$  for the low-impedance source. The maximum recommended impedance for analog source is  $10K\Omega$  at Vdd=5V. After the analog input channel is selected, this acquisition time must be done before the conversion is started.

#### 6.7.4 AD Conversion Time

CKR0 and CKR1 select the conversion time (Tct), in terms of instruction cycles. This allows the MCU to run at the maximum frequency without sacrificing the AD conversion accuracy. For the EM78P258N, the conversion time per bit is about  $4\mu s$ . The table below shows the relationship between Tct and the maximum operating frequencies.

CKR0:CKR1	Operation Mode	Max. Operation Frequency	Max. Conversion Rate/Bit	Max. Conversion Rate
00	Fsco/4	1 MHz	250kHz (4us)	15*4us=60us(16.7kHz)
01	Fsco/16	4MHz	250kHz (4us)	15*4us=60us(16.7kHz)
10	Fsco/64	16MHz	250kHz( 4us)	15*4us=60us(16.7kHz)
11	Internal RC	_	14Kkz (71us)	15*71us=1065us(0.938kHz)

#### NOTE

- Pin not used as an analog input pin can be used as regular input or output pin.
- During conversion, do not perform output instruction to maintain precision for all of the pins.

#### 6.7.5 ADC Operation during Sleep Mode

In order to obtain a more accurate ADC value and reduce power consumption, the AD conversion remains operational during sleep mode. As the SLEP instruction is executed, all the MCU operations will stop except for the Oscillator, TCC, TCCA, TCCB, TCCC and AD conversion.

The AD Conversion is considered completed as determined by:

- 1. ADRUN bit of R9 register is cleared ("0" value)
- 2. ADIF bit of RE register is set to "1"



- 3. ADWE bit of RE register is set to "1." Wake-up from ADC conversion (where it remains in operation during sleep mode)
- 4. Wake-up and executes the next instruction if ADIE bit of IOCE0 is enabled and the "DISI" instruction is executed
- 5. Wake-up and enters into Interrupt vector (address 0x00C) if ADIE bit of IOCE0 is enabled and the "ENI" instruction is executed
- 6. Enters into Interrupt vector (address 0x00C) if ADIE bit of IOCE0 is enabled and the "ENI" instruction is executed.

The results are fed into the ADDATA, ADDATA1H, and ADDATA1L registers when the conversion is completed. If the ADIE is enabled, the device will wake up. Otherwise, the AD conversion will be shut off, no matter what the status of ADPD bit is.

## 6.7.6 Programming Process/Considerations

#### 6.7.6.1 Programming Process

Follow these steps to obtain data from the ADC:

- 1. Write to the four bits (ADE3:ADE0) on the R8 (AISR) register to define the characteristics of R5 (digital I/O, analog channels, or voltage reference pin)
- 2. Write to the R9/ADCON register to configure AD module:
  - a) Select ADC input channel (ADIS1:ADIS0)
  - b) Define AD conversion clock rate (CKR1:CKR0)
  - c) Select the VREFS input source of the ADC
  - d) Set the ADPD bit to 1 to begin sampling
- 3. Set the ADWE bit, if the wake-up function is employed
- 4. Set the ADIE bit, if the interrupt function is employed
- 5. Write "ENI" instruction, if the interrupt function is employed
- 6. Set the ADRUN bit to 1
- 7. Write "SLEP" instruction or Polling.
- 8. Wait for wake-up, ADRUN bit is cleared ("0" value), interrupt flag (ADIF) to be set "1." or the ADC interrupt to occurs
- Read the ADDATA or ADDATA1H and ADDATA1L conversion data registers. If ADC input channel changes at this time, the ADDATA, ADDATA1H, and ADDATA1L values can be cleared to '0'
- 10. Clear the interrupt flag bit (ADIF)
- 11. For next conversion, go to Step 1 or Step 2 as required. At least 2 Tct is required before the next acquisition starts.



#### NOTE

In order to obtain accurate values, it is necessary to avoid any data transition on I/O pins during AD conversion.

#### 6.7.6.2 Sample Demo Programs

#### A. Define a General Registers

#### B. Define a Control Register

#### C. ADC Control Register

```
ADDATA == 0xB ; The contents are the results of ADC

AISR == 0x08 ; ADC input select register

ADCON == 0x9 ; 7 6 5 4 3 2 1 0

; VREFS CKR1 CKR0 ADRUN ADPD ADIS2 ADIS1 ADIS0
```

## D. Define Bits in ADCON

```
ADRUN == 0x4 ; ADC is executed as the bit is set ADPD == 0x3 ; Power Mode of ADC
```

#### E. Program Starts

```
ORG 0 ; Initial address

JMP INITIAL ;

ORG 0x0C ; Interrupt vector

JMP CLRRE
;
; (User program section)
;
; CLRRE:
MOV A,RE
AND A, @OBXXOXXXXX ; To clear the ADIF bit, "X" by application
MOV RE,A
BS ADCON, ADRUN ; To start to execute the next AD conversion
if necessary
```



```
RETI
INITIAL:
MOV A,@0B00000001 ; To define P50 as an analog input
MOV AISR, A
MOV A,@0B00001000 ; To select P50 as an analog input channel, and
                     AD power on
MOV ADCON, A
                  ; To define P50 as an input pin and set clock
                     rate at fosc/16
En_ADC:
MOV A, @OBXXXXXXX1 ; To define P50 as an input pin, and the others
IOW PORT5 ; are dependent on applications
MOV A, @OBXXXX1XXX ; Enable the ADWE wake-up function of ADC, "X"
                     by application
MOV A, @OBXXXX1XXX ; Enable the ADIE interrupt function of ADC,
                     "X" by application
IOW C_INT
ENI
                   ; Enable the interrupt function
BS ADCON, ADRUN
                  ; Start to run the ADC
; If the interrupt function is employed, the following three lines
may be ignored
; If Sleep:
SLEP
;(User program section)
;
or
; If Polling:
POLLING:
JBC ADCON, ADRUN ; To check the ADRUN bit continuously;
                  ; ADRUN bit will be reset as the AD conversion
JMP POLLING
                     is completed
;(User program section)
```



# 6.8 Infrared Remote Control Application/PWM Waveform Generation

#### 6.8.1 Overview

This LSI can easily output infrared carrier or PWM standard waveform. As illustrated below, the IR and PWM waveform generation function include an 8-bit down count timer/counter, high-time, low-time, and IR control register. The IROUT pin waveform is determined by IOCA0 (IR and TCCC scale control register), IOCB1 (high-time rate, low-time rate control register), IOC81 (TCCC counter), IOCA1 (high-time register), and IOC91 (low-time register).




Fig. 6-10 IR/PWM System Block Diagram

# NOTE Details of the Fcarrier high time width and low time width are explained below: Fcarrier = FT/ 2 { [1+decimal TCCC Counter value (IOC81)] \* TCCC Scale(IOCA0) } High time width = { [1+decimal high-time value (IOCA1)] \* High time Scale(IOCB1) } / FT Low time width = { [1+decimal low-time value (IOC91)] \* Low time Scale(IOCB1) } / FT Where FT is the system clock FT=Fosc/1(CLK=2) FT=Fosc/2(CLK=4)



When an interrupt is generated by the High time down counter underflow (when enabled), the next instruction will be fetched from address 018 and 01BH (High time and Low time respectively).

## 6.8.2 Function Description

The following figure shows **LGP=0** and **HF=1**. The IROUT waveform modulates the Fcarrier waveform at low-time segments of the pulse.




Fig. 6-11a LGP=0, HF=1, IROUT Pin Output Waveform

The following figure shows **LGP=0** and **HF=0**. The IROUT waveform cannot modulate the Fcarrier waveform at low-time segments of the pulse. So IROUT waveform is determined by the high time width and low time width instead. This mode can produce standard PWM waveform




Fig. 6-11b LGP=0, HF=0, IROUT Pin Output Waveform



The following figure shows **LGP=0** and **HF=1**. The IROUT waveform modulates the Fcarrier waveform at low-time segments of the pulse. When IRE goes low from high, the output waveform of IROUT will keep transmitting till high-time interrupt occurs.




Fig. 6-11c LGP=0, HF=1, When IRE goes Low from High, IROUT Pin Outputs Waveform

The following figure shows **LGP=0** and **HF=0**. The IROUT waveform cannot modulate the Fcarrier waveform at low-time segments of the pulse. So IROUT waveform is determined by high time width and low time width. This mode can produce standard PWM waveform when IRE goes low from high. The output waveform of IROUT will keep on transmitting till high-time interrupt occurs.




Fig. 6-11d LGP=0, HF=0, When IRE goes Low from High, Irout Pin Output Waveform



The following figure shows **LGP=1** and **HF=1**. When this bit is set to high level, the high-time segment of the pulse is ignored. So, IROUT waveform output is determined by low-time width.




Fig. 6-11e LGP=1 and HP=1, IROUT Pin Output Waveform

## 6.8.3 Programming the Related Registers

When defining IR/PWM, refer to the related registers of its operation as shown in the tables below.

IR/PWM Related	Control	Registers
----------------	---------	-----------

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x09	IOC90	TCCBHE /0	TCCBEN/0	TCCBTS/0	TCCBTE/0	0	TCCCEN/0	TCCCTS/0	TCCCTE/0
0X0A	IR CR /IOCA0	TCCCSE /0	TCCCS2/0	TCCCS1/0	TCCCS0/0	IRE/0	HF/0	LGP/0	IROUTE/0
0x0F	IMR /IOCF0	LPWTIE /0	HPWTIE/0	TCCCIE/0	TCCBIE/0	TCCAIE/0	EXIE/0	ICIE/0	TCIE/0
0X0B	HLTS /IOCB1	HTSE /0	HTS2/0	HTS1/0	HTS0/0	LTSE/0	LTS2/0	LTS1/0	LTS0/0

#### IR/PWM Related Status/Data Registers

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x0F	ISR/RF	LPWTIF/0	HPWTIF/0	TCCCIF/0	TCCBIF/0	TCCAIF/0	EXIF/0	ICIF/0	TCIF/0
0x06	TCCC /IOC81	TCCC7/0	TCCC6/0	TCCC5/0	TCCC4/0	TCCC3/0	TCCC2/0	TCCC1/0	TCCC0/0
0X09	LTR /IOC91	LTR7/0	LTR6/0	LTR5/0	LTR4/0	LTR3/0	LTR2/0	LTR1/0	LTR0/0
0X0A	HTR /IOCA1	HTR7/0	HTR6/0	HTR5/0	HTR4/0	HTR3/0	HTR2/0	HTR1/0	HTR0/0



#### 6.9 Timer / Counter

#### 6.9.1 Overview

TimerA (TCCA) is an 8-bit clock counters. TimerB (TCCB) is a 16-bit clock counter. TimerC (TCCC) is an 8-bit clock counters that can be extended to 16-bit clock counter with programmable scalers. TCCA, TCCB, and TCCC can be read and written; and are cleared at every reset condition.

### 6.9.2 Function Description




Fig. 6.12 TIMER Block Diagram

Each signal and block of the above TIMER block diagram is described as follows:

TCCX: Timer A~C register. TCCX increases until it matches with zero, and then reload the predicted value. When writing a value to TCCX, the predicted value and TCCX value become the set value. When reading from TCCX, the value will be the TCCX direct value. When TCCXEN is enabled, the reload of the predicted value to TCCX, TCCXIE is also enabled. TCCXIF will be set at the same time. It is an up counter.

#### **Under TCCA Counter (IOC51):**

IOC51 (TCCA) is an 8-bit clock counter. It can be read, written, and cleared on any reset condition and is an UP Counter.

#### NOTE

- TCCA timeout period [1/Fosc x (256-TCCA cnt) x 1(CLK=2)]
- TCCA timeout period [1/Fosc x (256-TCCA cnt) x 2(CLK=4)]

#### **Under TCCB Counter (IOC61):**

An 8-bit clock counter is for the least significant byte of TCCBX (TCCB). It can be read, written, and cleared on any reset condition and is an UP Counter.



#### **Under TCCBH / MSB Counter (IOC71):**

An 8-bit clock counter is for the most significant byte of TCCBX (TCCBH). It can be read, written, and cleared on any reset condition.

When TCCBHE (IOC90) is "0," then TCCBH is disabled. When TCCBHE is "1," then TCCB is a 16-bit length counter.

#### NOTE

#### When TCCBH is Disabled:

TCCB timeout period [1/Fosc x ( 256 - TCCB cnt ) x 1(CLK=2)] TCCB timeout period [1/Fosc x ( 256 - TCCB cnt ) x 2(CLK=4)]

#### When TCCBH is Enabled:

TCCB timeout period  $\{1/\text{Fosc} \times [65536 - (\text{TCCBH} * 256 + \text{TCCB cnt})] \times 1(\text{CLK}=2)\}\$  TCCB timeout period  $\{1/\text{Fosc} \times [65536 - (\text{TCCBH} * 256 + \text{TCCB cnt})] \times 2(\text{CLK}=4)\}\$ 

#### **Under TCCC Counter (IOC81):**

IOC81 (TCCC) is an 8-bit clock counter. It can be read, written, and cleared on any reset condition.

If HF (Bit 2 of IOCA0) = 1 and IRE (Bit 3 of IOCA0) = 1, TCCC counter scale uses the low-time segments of the pulse generated by Fcarrier frequency modulation (see Fig. 6-11 in Section 6.8.2, *Function Description*). Then TCCC value will be TCCC predict value.

When HP = 0 or IRE = 0, the TCCC is an UP Counter.

#### NOTE

#### **Under TCCC UP Counter mode:**

- TCCC timeout period [1/Fosc x scaler (IOCA0) x (256-TCCC cnt) x 1(CLK=2)]
- TCCC timeout period [1/Fosc x scaler (IOCA0) x (256-TCCC cnt) x 2(CLK=4)]

When HP = 1 and IRE = 1, TCCC counter scale uses the low-time segments of the pulse generated by Fcarrier frequency modulation

#### **NOTE**

#### Under IR mode:

- Fcarrier = FT/ 2 { [1+decimal TCCC Counter value (IOC81)] \* TCCC Scale (IOCA0) }
- FT is system clock: FT = Fosc/1 (CLK=2)

FT = Fosc/2 (CLK=4)



## 6.9.3 Programming the Related Registers

When defining TCCX, refer to the related registers of its operation as shown in the tables below.

TCCX Related Control Registers:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x08	IOC80	0	0	0	0	0	TCCAEN /0	TCCATS /0	TCCATE /0
0x09	IOC90	TCCBHE /0	TCCBEN /0	0	0	0	TCCCEN /0	0	0
0x0A	IR CR /IOCA0	TCCCSE /0	TCCCS2 /0	TCCCS1/	TCCCS0 /0	IRE/0	HF/0	LGP/0	IROUTE/0
0x0F	IMR /IOCF0	LPWTE/0	HPWTE/0	TCCCIE/0	TCCBIE/0	TCCAIE/0	EXIE/0	ICIE/0	TCIE/0

## Related TCCX Status/Data Registers:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x0F	ISR/RF	LPWTF/0	HPWTF/0	TCCCIF/0	TCCBIF/0	TCCAIF/0	EXIF/0	ICIF/0	TCIF/0
0x05	TCCA /IOC51	TCCA7/0	TCCA6/0	TCCA5/0	TCCA4/0	TCCA3/0	TCCA2/0	TCCA1/0	TCCA0/0
0x06	TCCB /IOC61	TCCB7/0	TCCB6/0	TCCB5/0	TCCB4/0	TCCB3/0	TCCB2/0	TCCB1/0	TCCB0/0
0x07	TCCBH /IOC71	TCCBH7 /0	TCCBH6 /0	TCCBH5 /0	TCCBH4 /0	TCCBH3 /0	TCCBH2 /0	TCCBH1 /0	TCCBH0 /0
0x08	TCCC /IOC81	TCCC7/0	TCCC6/0	TCCC5/0	TCCC4/0	TCCC3/0	TCCC2/0	TCCC1/0	TCCC0/0

#### 6.10 Oscillator

### 6.10.1 Oscillator Modes

The EM78P258N can be operated in four different oscillator modes, such as High XTAL oscillator mode (HXT), Low XTAL oscillator mode (LXT), External RC oscillator mode (ERC), and RC oscillator mode with Internal RC oscillator mode (IRC). You can select one of them by programming the OSC2, OCS1, and OSC0 in the CODE Option register.



The Oscillator modes defined by OSC2, OCS1, and OSC0 are described below.

Oscillator Modes	OSC2	OSC1	OSC0
ERC <sup>1</sup> (External RC oscillator mode); P70/OSCO acts as P70	0	0	0
ERC <sup>1</sup> (External RC oscillator mode); P70/OSCO acts as OSCO	0	0	1
IRC <sup>2</sup> (Internal RC oscillator mode); P70/OSCO acts as P70	0	1	0
IRC <sup>2</sup> (Internal RC oscillator mode); P70/OSCO acts as OSCO	0	1	1
LXT <sup>3</sup> (Low XTAL oscillator mode)	1	1	0
HXT <sup>3</sup> High XTAL oscillator mode) (default)	1	1	1

Under ERC mode, OSCI is used as oscillator pin. OSCO/P70 is defined by code option WORD0 Bit6 ~ Bit4.

#### **NOTE**

The transient point of system frequency between HXT and LXY is around 400 KHz.

The maximum operating frequency limit of crystal/resonator at different VDDs, are as follows:

Conditions	VDD	Max. Freq. (MHz)
	2.3	4
Two clocks	3.0	8
	5.0	20

## 6.10.2 Crystal Oscillator/Ceramic Resonators (XTAL)

EM78P258N can be driven by an external clock signal through the OSCI pin as illustrated below.




Fig. 6-13 External Clock Input Circuit

<sup>&</sup>lt;sup>2</sup> Under IRC mode, P55 is normal I/O pin. OSCO/P70 is defined by code option WORD0 Bit6 ~ Bit4.

<sup>&</sup>lt;sup>3</sup> Under LXT and HXT modes; OSCI and OSCO are used as oscillator pins. These pins and cannot and should not be defined as normal I/O pins.

In the most applications, Pin OSCI and Pin OSCO can be connected with a crystal or ceramic resonator to generate oscillation. Fig. 6-14 below depicts such circuit. The same applies to the HXT mode and the LXT mode.




Fig. 6-14 Crystal/Resonator Circuit

The following table provides the recommended values for C1 and C2. Since each resonator has its own attribute, you should refer to the resonator specifications for appropriate values of C1 and C2. RS, a serial resistor, may be required for AT strip cut crystal or low frequency mode.

Capacitor selection guide for crystal oscillator or ceramic resonators:

Oscillator Type	Frequency Mode	Frequency	C1(pF)	C2(pF)
		455 kHz	100~150	100~150
Ceramic Resonators	HXT	2.0 MHz	20~40	20~40
		4.0 MHz	10~30	10~30
		32.768kHz	25	15
	LXT	100KHz	25	25
		200KHz	25	25
Crystal Oscillator		455KHz	20~40	20~150
	НХТ	1.0MHz	15~30	15~30
	TIXT	2.0MHz	15	15
		4.0MHz	15	15

Circuit diagrams for serial and parallel modes Crystal/Resonator:




Fig. 6-15 Serial Mode Crystal/Resonator Circuit Diagram






Fig. 6-16 Parallel Mode Crystal/Resonator Circuit Diagram

#### 6.10.3 External RC Oscillator Mode

For some applications that do not require precise timing calculation, the RC oscillator (Fig. 6-17 right) could offer you with effective cost savings. Nevertheless, it should be noted that the frequency of the RC oscillator is influenced by the supply voltage, the values of the resistor (Rext), the capacitor (Cext), and even by the operation temperature. Moreover, the frequency also changes slightly from one chip to another due to the manufacturing process variation.




Fig. 6-17 External RC Oscillator Mode Circuit

In order to maintain a stable system frequency, the values of the Cext should be no less than 20pF, and that of Rext should be no greater than  $1M\Omega$ . If the frequency cannot be kept within this range, the frequency can be affected easily by noise, humidity, and leakage.

The smaller the Rext in the RC oscillator is, the faster its frequency will be. On the contrary, for very low Rext values, for instance, 1 K $\Omega$ , the oscillator will become unstable because the NMOS cannot discharge the capacitance current correctly.

Based on the above reasons, it must be kept in mind that all supply voltage, the operation temperature, the components of the RC oscillator, the package types, and the way the PCB is layout, have certain effect on the system frequency.



The RC Oscillator frequencies:

Cext	Rext	Average Fosc 5V,25°C	Average Fosc 3V,25°C		
	3.3k	3.5 MHz	3.2 MHz		
20 pF	5.1k	2.5 MHz	2.3 MHz		
20 βι	10k	1.30 MHz	1.25 MHz		
	100k	140 KHz	140 KHz		
	3.3k	1.27 MHz	1.21 MHz		
100 pF	5.1k	850 KHz	820 KHz		
100 pr	10k	450 KHz	450 KHz		
	100k	48 KHz	50 KHz		
	3.3k	560 KHz	540 KHz		
300 pE	5.1k	370 KHz	360 KHz		
300 pF	10k	196 KHz	192 KHz		
	100k	20 KHz	20 KHz		

NOTE: 1. Measured on DIP packages

2. Design reference only

3. The frequency drift is about ±30%

#### 6.10.4 Internal RC Oscillator Mode

EM78P258N offers a versatile internal RC mode with default frequency value of 4MHz. Internal RC oscillator mode has other frequencies (1MHz, 8MHz, and 455KHz) that can be set by CODE OPTION (WORD1), RCM1, and RCM0. Table below describes the EM78P258N internal RC drift with the variation of voltage, temperature, and process.

Internal RC Drift Rate (Ta=25 , VDD=5V±5%, VSS=0V)

Internal RC Frequency	Drift Rate								
	Temperature (-40 ~+80 )	Voltage (2.3V~5.5V)	Process	Total					
4MHz	±10%	±5%	±4%	±19%					
8MHz	±10%	±6%	±4%	±20%					
1MHz	±10%	±5%	±4%	±19%					
455MHz	±10%	±5%	±4%	±19%					

Theoretical values, for reference only. Actual values may vary depending on actual process.

## 6.11 Power-on Considerations

Any microcontroller is not warranted to start operating properly before the power supply stabilizes in steady state. The EM78P258N POR voltage range is 1.9 ~ 2.1V. Under customer application, when power is switched OFF, Vdd must drop below 1.9V and remains at OFF state for  $10\mu s$  before power can be switched ON again. Subsequently, the EM78P258N will reset and work normally. The extra external reset circuit will work well if Vdd rises fast enough (50ms or less). However, under critical applications, extra devices are still required to assist in solving power-on problems.



## 6.11.1 Programmable WDT Time-Out Period

The Option word (WDTPS) is used to define the WDT time-out period (18ms<sup>5</sup> or 4.5ms<sup>6</sup>). Theoretically, the range is from 4.5ms or 18ms. For most of crystal or ceramic resonators, the lower the operation frequency is, the longer is the required set-up time.

#### 6.11.2 External Power-on Reset Circuit

The circuit shown in the following figure implements an external RC to produce a reset pulse. The pulse width (time constant) should be kept long enough to allow Vdd to reach the minimum operating voltage. This circuit is used when the power supply has a slow power rise time. Because the current leakage from the /RESET pin is about  $\pm 5 \mu A$ , it is recommended that R should not be great than 40 K. This way, the voltage at Pin /RESET is held below 0.2V. The diode (D) acts as a short circuit at power-down. The "C" capacitor is discharged rapidly and fully. Rin, the current-limited resistor, prevents high current discharge or ESD (electrostatic discharge) from flowing into Pin /RESET.




Fig. 6-18 External Power on Reset Circuit

#### 6.11.3 Residual Voltage Protection

When the battery is replaced, device power (Vdd) is removed but the residual voltage remains. The residual voltage may trips below Vdd minimum, but not to zero. This condition may cause a poor power on reset. Fig. 6-19 and Fig. 6-20 show how to create a protection circuit against residual voltage.

\_

VDD=5V, WDT time-out period = 16.5ms ± 30%. VDD=3V, WDT time-out period = 18ms ± 30%.

VDD=5V, WDT time-out period = 4.2ms ± 30%. VDD=3V, WDT time-out period = 4.5ms ± 30%.






Fig. 6-19 Residual Voltage Protection Circuit 1




Fig. 6-20 Residual Voltage Protection Circuit 2



## 6.12 Code Option

EM78P258N has two CODE option words and one Customer ID word that are not a part of the normal program memory.

Word 0	Word1	Word 2
Bit12 ~ Bit0	Bit12 ~ Bit0	Bit12 ~ Bit0

## 6.12.1 Code Option Register (Word 0)

WORD 0												
Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	-	-	TYP	CLKS	ENWDTB	OSC2	OSC1	OSC0	HLP	PR2	PR1	PR0

Bit 12 ~ 10: Not used (reserved). These bits are set to "1" all the time

Bit 9 (TYPE): Type selection.

1 = EM78P258N (default)

The bit is set to "1" all the time

Bit 8 (CLKS): Instruction period option bit

0 = two oscillator periods

1 = four oscillator periods (default)

Refer to the Section 6.15 for Instruction Set

Bit 7 (ENWDTB): Watchdog timer enable bit

0 = Enable

1 = Disable (default)

Bit 6, 5 & 4 (OSC2, OSC1 & OSC0): Oscillator Modes Selection bits

Oscillator Modes	OSC2	OSC1	OSC0
ERC <sup>1</sup> (External RC oscillator mode); P70/OSCO acts as P70	0	0	0
ERC <sup>1</sup> (External RC oscillator mode); P70/OSCO acts as OSCO	0	0	1
IRC <sup>2</sup> (Internal RC oscillator mode); P70/OSCO acts as P70	0	1	0
IRC <sup>2</sup> (Internal RC oscillator mode); P70/OSCO acts as OSCO	0	1	1
LXT <sup>3</sup> (Low XTAL oscillator mode)	1	1	0
HXT <sup>3</sup> High XTAL oscillator mode) (default)	1	1	1

Under ERC mode, OSCI is used as oscillator pin. OSCO/P70 is defined by code option WORD0 Bit6 ~ Bit4.

#### NOTE

The transient point of system frequency between HXT and LXY is around 400 KHz.

Under IRC mode, P55 is normal I/O pin. OSCO/P70 is defined by code option WORD0 Bit6 ~ Bit4.

<sup>&</sup>lt;sup>3</sup> Under LXT and HXT modes; OSCI and OSCO are used as oscillator pins. These pins and cannot and should not be defined as normal I/O pins.



Bit 3 (HLP): Power consumption selection

0 = Low power consumption, applies to working frequency at or below 4MHz

1 = High power consumption, applies to working frequency above 4MHz

Bit 2 ~ 0 (PR2 ~ PR0): Protect Bits

PR2 ~ PR0 are protect bits. Each protect status is as follows:

PR2	PR1	PR0	Protect
0	0	0	Enable
0	0	1	Enable
0	1	0	Enable
0	1	1	Enable
1	0	0	Enable
1	0	1	Enable
1	1	0	Enable
1	1	1	Disable

## 6.12.2 Code Option Register (Word 1)

	WORD 1											
Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
-	-	RCOUT	NRHL	NRE	WDTPS	CYES	C3	C2	C1	C0	RCM1	RCM0

Bits 12 ~ 11: Not used (reserved). These bits are set to "1" all the time

Bit 10 (RCOUT): System clock output enable bit in IRC or ERC mode

0 = OSCO pin is open drain

1 = OSCO output system clock

Bit 9 (NRHL): Noise rejection high/low pulses define bit. INT pin is falling edge

trigger

0 = Pulses equal to 8/fc [s] is regarded as signal

1 = Pulses equal to 32/fc [s] is regarded as signal (default)

#### **NOTE**

The noise rejection function is turned off under the LXT and sleep mode.

Bit 8 (NRE): Noise rejection enable

0 = disable noise rejection

1 = enable noise rejection (default), but under Low XTAL oscillator (LXT) mode, the noise rejection circuit is always disabled.



Bit 7 (WDTPS): WDT time-out Period Selection bit

WDT Time	WDT time-out Period *
1	18 ms
0	4.5 ms

<sup>\*</sup>Theoretical values, for reference only

Bit 6 (CYES): Instruction cycle selection bit

0 = one instruction cycle.

1 = two instructions cycle (default)

Bit 5, 4, 3, & Bit 2 (C3, C2, C1, C0): Calibrator of internal RC mode

C3, C2, C1, & C0 must be set to "1" only (auto-calibration).

Bit 1 & Bit 0 (RCM1, RCM0): RC mode selection bits

RCM 1	RCM 0	Frequency (MHz)
1	1	4
1	0	8
0	1	1
0	0	455kHz

## 6.12.3 Customer ID Register (Word 2)

	WORD 2												
Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Χ	Х	

Bit 12 ~ 0 : Customer's ID code

## 6.13 Instruction Set

Each instruction in the instruction set is a 13-bit word divided into an OP code and one or more operands. Normally, all instructions are executed within one single instruction cycle (one instruction consists of 2 oscillator periods), unless the program counter is changed by instructions "MOV R2,A," "ADD R2,A," or by instructions of arithmetic or logic operation on R2 (e.g., "SUB R2,A," "BS(C) R2,6," "CLR R2," etc.). In this case, these instructions need one or two instruction cycles as determined by Code Option Register CYES bit.

In addition, the instruction set has the following features:

- 1. Every bit of any register can be set, cleared, or tested directly.
- 2. The I/O registers can be regarded as general registers. That is, the same instruction can operate on I/O registers.



The symbol "R" represents a register designator that specifies which one of the registers (including operational registers and general-purpose registers) is to be utilized by the instruction. The symbol "b" represents a bit field designator that selects the value for the bit located in the register "R" that is affected by the operation. The symbol "k" represents an 8 or 10-bit constant or literal value.

The following are the EM78P258N instruction set

Instruction Binary	HEX	Mnemonic	Operation	Status Affected
0 0000 0000 0000	0000	NOP	No Operation	None
0 0000 0000 0001	0001	DAA	Decimal Adjust A	С
0 0000 0000 0010	0002	CONTW	$A \rightarrow CONT$	None
0 0000 0000 0011	0003	SLEP	0 → WDT, Stop oscillator	T,P
0 0000 0000 0100	0004	WDTC	$0 \rightarrow WDT$	T,P
0 0000 0000 rrrr	000r	IOW R	$A \rightarrow IOCR$	None <sup>1</sup>
0 0000 0001 0000	0010	ENI	Enable Interrupt	None
0 0000 0001 0001	0011	DISI	Disable Interrupt	None
0 0000 0001 0010	0012	RET	[Top of Stack] $\rightarrow$ PC	None
0 0000 0001 0011	0013	RETI	[Top of Stack] $\rightarrow$ PC, Enable Interrupt	None
0 0000 0001 0100	0014	CONTR	$CONT \rightarrow A$	None
0 0000 0001 rrrr	001r	IOR R	$IOCR \rightarrow A$	None <sup>1</sup>
0 0000 01rr rrrr	00rr	MOV R,A	$A \rightarrow R$	None
0 0000 1000 0000	0080	CLRA	$0 \rightarrow A$	Z
0 0000 11rr rrrr	00rr	CLR R	$0 \rightarrow R$	Z
0 0001 00rr rrrr	01rr	SUB A,R	$R-A \rightarrow A$	Z,C,DC
0 0001 01rr rrrr	01rr	SUB R,A	$R-A \rightarrow R$	Z,C,DC
0 0001 10rr rrrr	01rr	DECA R	$R-1 \rightarrow A$	Z
0 0001 11rr rrrr	01rr	DEC R	$R-1 \rightarrow R$	Z
0 0010 00rr rrrr	02rr	OR A,R	$A \lor VR \rightarrow A$	Z
0 0010 01rr rrrr	02rr	OR R,A	$A \lor VR \to R$	Z
0 0010 10rr rrrr	02rr	AND A,R	$A \& R \rightarrow A$	Z
0 0010 11rr rrrr	02rr	AND R,A	$A \& R \rightarrow R$	Z
0 0011 00rr rrrr	03rr	XOR A,R	$A \oplus R \rightarrow A$	Z
0 0011 01rr rrrr	03rr	XOR R,A	$A \oplus R \rightarrow R$	Z
0 0011 10rr rrrr	03rr	ADD A,R	$A + R \rightarrow A$	Z,C,DC
0 0011 11rr rrrr	03rr	ADD R,A	$A + R \rightarrow R$	Z,C,DC
0 0100 00rr rrrr	04rr	MOV A,R	$R \rightarrow A$	Z
0 0100 01rr rrrr	04rr	MOV R,R	$R \rightarrow R$	Z
0 0100 10rr rrrr	04rr	COMA R	$/R \rightarrow A$	Z
0 0100 11rr rrrr	04rr	COM R	$/R \rightarrow R$	Z
0 0101 00rr rrrr	05rr	INCA R	$R+1 \rightarrow A$	Z
0 0101 01rr rrrr	05rr	INC R	$R+1 \rightarrow R$	Z
0 0101 10rr rrrr	05rr	DJZA R	$R-1 \rightarrow A$ , skip if zero	None
0 0101 11rr rrrr	05rr	DJZ R	$R-1 \rightarrow R$ , skip if zero	None
0 0110 00rr rrrr	06rr	RRCA R	$R(n) \rightarrow A(n-1), R(0) \rightarrow C, C \rightarrow A(7)$	С
0 0110 01rr rrrr	06rr	RRC R	$R(n) \rightarrow R(n-1), R(0) \rightarrow C, C \rightarrow R(7)$	С
0 0110 10rr rrrr	06rr	RLCA R	$R(n) \rightarrow A(n+1), R(7) \rightarrow C, C \rightarrow A(0)$	С
0 0110 11rr rrrr	06rr	RLC R	$R(n) \rightarrow R(n+1), R(7) \rightarrow C, C \rightarrow R(0)$	С
0 0111 00rr rrrr	07rr	SWAPA R	$R(0-3) \rightarrow A(4-7), R(4-7) \rightarrow A(0-3)$	None
0 0111 01rr rrrr	07rr	SWAP R	$R(0-3) \leftrightarrow R(4-7)$	None
0 0111 10rr rrrr	07rr	JZA R	$R+1 \rightarrow A$ , skip if zero	None



Instruction Binary	HEX	Mnemonic	Operation	Status Affected
0 0111 11rr rrrr	07rr	JZ R	R+1 → R, skip if zero	None
0 100b bbrr rrrr	0xxx	BC R,b	$0 \rightarrow R(b)$	None <sup>2</sup>
0 101b bbrr rrrr	0xxx	BS R,b	$1 \rightarrow R(b)$	None <sup>3</sup>
0 110b bbrr rrrr	0xxx	JBC R,b	if R(b)=0, skip	None
0 111b bbrr rrrr	0xxx	JBS R,b	if R(b)=1, skip	None
1 00kk kkkk kkkk	1kkk	CALL k	$PC+1 \rightarrow [SP], (Page, k) \rightarrow PC$	None
1 01kk kkkk kkkk	1kkk	JMP k	$(Page, k) \rightarrow PC$	None
1 1000 kkkk kkkk	18kk	MOV A,k	$k \rightarrow A$	None
1 1001 kkkk kkkk	19kk	OR A,k	$A \lor k \to A$	Z
1 1010 kkkk kkkk	1Akk	AND A,k	$A \& k \rightarrow A$	Z
1 1011 kkkk kkkk	1Bkk	XOR A,k	$A \oplus k \to A$	Z
1 1100 kkkk kkkk	1Ckk	RETL k	$k \rightarrow A,[Top of Stack] \rightarrow PC$	None
1 1101 kkkk kkkk	1Dkk	SUB A,k	$k-A \rightarrow A$	Z,C,DC
1 1111 kkkk kkkk	1Fkk	ADD A,k	$k+A \rightarrow A$	Z,C,DC

This instruction is applicable to IOC50 ~ IOCF0, IOC51 ~ IOCC1 only.

# **Absolute Maximum Ratings**

Items		Rating	
Temperature under bias	-40°C	to	85°C
Storage temperature	-65°C	to	150°C
Input voltage	Vss-0.3V	to	Vdd+0.5V
Output voltage	Vss-0.3V	to	Vdd+0.5V
Working Voltage	2.5V	to	5.5V
Working Frequency	DC	to	20MHz

<sup>&</sup>lt;sup>2</sup> This instruction is not recommended for RF operation.
<sup>3</sup> This instruction cannot operate under RF.



# 8 DC Electrical Characteristics

(Ta=25 °C, VDD=5.0V±5%, VSS=0V)

Symbol		Condition	Min	Тур	Max	Unit
Cymbol	XTAL: VDD to 5V	Condition	DC	ıyp	20	MHz
	XTAL: VDD to 3V	Two cycle with two clocks	DC		8	MHz
Fxt	ERC: VDD to 5V	R: 5.1KΩ, C: 100 pF	F±30%	830	F±30%	KHz
	IRC: VDD to 5 V	8MHz,4MHz, 1MHz, 455KHz	F±30%	F	F±30%	Hz
IRC1	IRC:VDD to 5V	RCM0:RCM1=1:1	3.84	4.0	4.16	MHz
IRC2	IRC:VDD to 5V	RCM0:RCM1=1:0	7.68	8.0	8.32	MHz
IRC3	IRC:VDD to 5V	RCM0:RCM1=0:1	0.96	1.0	1.06	MHz
IRC4	IRC:VDD to 5V	RCM0:RCM1=0:0	436.8	455	473.2	KHz
VIHRC	Input High Threshold Voltage (Schmitt trigger)	OSCI in RC mode		3.5		٧
VILRC	Input Low Threshold Voltage (Schmitt trigger )	OSCI in RC mode		1.5		V
IIL	Input Leakage Current for input pins	VIN = VDD, VSS	-1	0	1	μА
VIH1	Input High Voltage (Schmitt trigger )	Ports 5, 6, 7		3.75		<b>&gt;</b>
VIL1	Input Low Voltage (Schmitt trigger)	Ports 5, 6, 7		1.25		V
VIHT1	Input High Threshold Voltage (Schmitt trigger)	/RESET		2.0		V
VILT1	Input Low Threshold Voltage (Schmitt trigger )	/RESET		1.0		٧
VIHT2	Input High Threshold Voltage (Schmitt trigger)	TCC,INT		3.75		٧
VILT2	Input Low Threshold Voltage (Schmitt trigger)	TCC,INT		1.25		V
VIHX1	Clock Input High Voltage	OSCI in crystal mode		3.5		٧
VILX1	Clock Input Low Voltage	OSCI in crystal mode		1.5		V
IOH1	Output High Voltage (Ports 5, P60~66,P70)	VOH = VDD-0.5V		-3.7		mA
IOH2	Output High Voltage (IR OUT (Port67))	VOH = VDD-0.5V		-10		mA
IOL1	Output Low Voltage (Ports 5, P60~66,P70)	VOL = GND+0.5V		10		mA
IOL2	Output Low Voltage (IR OUT (Port67))	VOL = GND+0.5V		15		mA
IPH	Pull-high current	Pull-high active, input pin at VSS	-50	-75	-240	μА
IPL	Pull-low current	Pull-low active, input pin at Vdd	25	40	120	μА
ISB1	Power down current	All input and I/O pins at VDD, output pin floating, WDT disabled		1.0	2.0	μА
ISB2	Power down current	All input and I/O pins at VDD, output pin floating, WDT enabled			15	μА
ICC1	Operating supply current at two clocks(VDD to 3V)	/RESET= 'High', Fosc=32KHz (Crystal type,CLKS="0"), output pin floating, WDT disabled	15	20	35	μА



ICC2	Operating supply current at two clocks (VDD to 3V)	/RESET= 'High', Fosc=32KHz (Crystal type,CLKS="0"), output pin floating, WDT enabled	25	35	μА
ICC3	Operating supply current at two clocks	/RESET= 'High', Fosc=4MHz (Crystal type, CLKS="0"), output pin floating, WDT enabled	1.9	2.2	mA
ICC4	Operating supply current at two clocks	/RESET= 'High', Fosc=10MHz (Crystal type, CLKS="0"), output pin floating, WDT enabled	3.0	3.5	mA

- **NOTE:** 1. These parameters are hypothetical (not tested) and are provided for design reference use only.
  - 2. Data under minimum, typical, & maximum (Min, Typ, & Max) columns are based on hypothetical results at 25 . These data are for design guidance only.

#### 8.1 **AD Converter Characteristics**

(Vdd=2.5V to 5.5V, Vss=0V, Ta=25 )

Syn	lodr	Parameter	Parameter Condition		Тур.	Max.	Unit
VA	REF	Analog reference voltage	Varee - Vass 2.5V	2.5	_	Vdd	V
VA	SS	Analog reference voltage	VAREF - VASS 2.3V	Vss	_	Vss	V
V	ΑI	Analog input voltage	_	V <sub>ASS</sub>	_	V <sub>AREF</sub>	V
IAI1	lvdd	Analog gunnly gurrent	Vdd=V <sub>AREF</sub> =5.0V, V <sub>ASS</sub>	750	850	1000	uA
IAH	Ivref	Analog supply current	=0.0V(V reference from Vdd)	-10	0	+10	uA
1412	lvdd	Analog gunnly gurrent	Vdd=V <sub>AREF</sub> =5.0V, V <sub>ASS</sub> =0.0V	500	600	820	uA
IAI2	IVref	Analog supply current	(V reference from VREF)	200	250	300	uA
IC	)P	OP current	Vdd=5.0V, OP used Output voltage swing 0.2V to 4.8V	450	550	650	uA
R	N	Resolution	Vdd=V <sub>AREF</sub> =5.0V, V <sub>ASS</sub> =0.0V	10	11	_	Bits
L	N	Linearity error	Linearity error Vdd = 2.5 to 5.5V Ta=25		±4	±8	LSB
DI	٧L	Differential nonlinear error	Differential nonlinear error Vdd = 2.5 to 5.5V Ta=25		±0.5	±0.9	LSB
FS	SE	Full scale error Vdd=V <sub>AREF</sub> =5.0V, V <sub>ASS</sub> =0.0V		±0	±4	±8	LSB
0	Ε	Offset error	Vdd=V <sub>AREF</sub> =5.0V, V <sub>ASS</sub> =0.0V	±0	±2	±4	LSB
Z	ΑI	Recommended impedance of analog voltage source	-	0	8	10	ΚΩ
TA	۸D	ADC clock period	Vdd=V <sub>AREF</sub> =5.0V, V <sub>ASS</sub> =0.0V	4	_	ı	us
TC	CN	AD conversion time	Vdd=V <sub>AREF</sub> =5.0V, V <sub>ASS</sub> =0.0V	15	_	15	TAD
ΑĽ	Ν	ADC OP input voltage range	Vdd=V <sub>AREF</sub> =5.0V, V <sub>ASS</sub> =0.0V	0	_	$V_{AREF}$	V
ADOV ADC OP ou		ADC OR output voltage awing	Vdd=V <sub>AREF</sub> =5.0V, V <sub>ASS</sub>	0	0.2	0.3	V
AD	ΟV	ADC OP output voltage swing	=0.0V,RL=10KΩ	4.7	4.8	5	_ v
AD	SR	ADC OP slew rate	Vdd=V <sub>AREF</sub> =5.0V, V <sub>ASS</sub> =0.0V	0.1	0.3	Ī	V/us
PS	SR	Power Supply Rejection	Vdd=5.0V±0.5V	±0	_	±2	LSB

- NOTE: 1. These parameters are hypothetical (not tested) and are provided for design reference use only.
  - 2. There is no current consumption when ADC is off other than minor leakage current.
  - 3. AD conversion result will not decrease when the increase of input voltage and no missing code will result.



## 8.2 Device Characteristics

The graphs provided following note that based on a limited number of samples and they are provided for information only. The device characteristic listed herein is not guaranteed. In the graphs, the data maybe out of the specified operating warranted range.




Fig. 8-1 Internal RC OSC Frequency vs. Temperature, VDD=3V




Fig. 8-2 Internal RC OSC Frequency vs. Temperature, VDD=5V



#### **AC Electrical Characteristic** 9

(Ta=25 °C, VDD=5V±5%, VSS=0V)


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Dclk	Input CLK duty cycle		45	50	55	%
Tins	Instruction cycle time	Crystal type	100		DC	ns
11115	(CLKS="0")	RC type	500		DC	ns
Ttcc	TCC input period		(Tins+20)/N*			ns
Tdrh	Device reset hold time	Ta = 25°C	11.3	16.2	21.6	ms
Trst	/RESET pulse width	Ta = 25°C	2000			ns
Twdt	Watchdog timer period	Ta = 25°C	11.3	16.2	21.6	ms
Tset	Input pin setup time			0		ns
Thold	Input pin hold time		15	20	25	ns
Tdelay	Output pin delay time	Cload=20pF	45	50	55	ns
Tdrc	ERC delay time	Ta = 25°C	1	3	5	ns

- **NOTE:** 1. N = selected prescaler ratio
  - 2. Twdt1: The Option word1 (WDTPS) is used to define the oscillator set-up time. WDT timeout length is the same as set-up time (18ms).
  - 3. Twdt2: The Option word1 (WDTPS) is used to define the oscillator set-up time. WDT timeout length is the same as set-up time (4.5ms).
  - 4. These parameters are hypothetical (not tested) and are provided for design reference only.
  - 5. Data under minimum, typical, & maximum (Min, Typ, & Max) columns are based on hypothetical results at 25 . These data are for design reference use only.
  - 6. The Watchdog timer duration is determined by code option Word1 (WDTPS).




# 10 Timing Diagrams

## **AC Test Input/Output Waveform**




AC Testing : Input is driven at VDD-0.5V for logic "1",and GND+0.5V for logic "0". Timing measurements are made at 0.75VDD for logic "1",and 0.25VDD for logic "0".

## **RESET Timing (CLK="0")**



## TCC Input Timing (CLKS="0")






## **APPENDIX**

# A. Package Types Summary

OTP MCU	Package Type	Pin Count	Package Size
EM78P258NP	DIP	14	300mil
EM78P258NN	SOP	14	150mil


# **B** Packaging Configurations

## B.1 14-Lead Plastic Dual in line (PDIP) — 300 mil






Symbal	Min	Normal	Max
A			4.318
Al	0.381		
A2	3.175	3.302	3.429
С	0.203	0.254	0.356
D	18.796	19.050	19.304
Е	6.174	6.401	6.628
E1	7.366	7.696	8.025
eВ	8.409	9.017	9.625
В	0.356	0.457	0.559
B1	1.143	1.524	1.778
L	3.048	3.302	3.556
e	2.540(TYP)		
θ	0	·	15



TITLE: PDIP-14L 300MIL PACKAGE OUTLINE DIMENSION		
File: D14	Edtion: A	
$\sim$	Unit: mm	
	Scale: Free	
<b>CLAN</b>	Material:	
	Sheet:1 of 1	



# B.2 14-Lead Plastic Small Outline (SOP) — 150 mil



Symbal	Min	Normal	Max
A	1.350		1.750
A1	0.100		0.250
b	0.330		0.510
С	0.190		0.250
Е	3.800		4.000
Н	5.800		6.200
D	8.550		8.750
L	0.600		1.270
e		1.27(TYP)	
$\theta'$	0		8

TITLE: SOP-14L(150MIL) PACKAGE DIMENSION	SOP-14L(150MIL) PACKAGE OUTLINE		
File: NSO14 Edition: A			
$\sim$	Unit:mm		
× 1411	Scale: Free		
<b>ELAN</b>	Material:		
	Sheet:1 of 1		



# C Quality Assurance and Reliability

Test category	Test conditions	Remarks
Solderability	Solder temperature=245 $\pm 5$ , for 5 seconds up to the stopper using a rosin-type flux	
Pre-condition	Step 1: TCT, 65 (15mins)~150 (15mins), 10 cycles	For SMD IC (such as SOP, QFP, SOJ, etc)
	Step 2: Bake at 125 , TD (endurance)=24 hrs	
	Step 3: Soak at 30°C/60% , TD (endurance)=192 hrs	
	Step 4: IR flow 3 cycles  (Pkg thickness 2.5mm or Pkg volume 350mm3225±5 )  (Pkg thickness 2.5mm or Pkg volume 350mm3240±5 )	
Temperature cycle test	-65 (15mins)~150 (15mins), 200 cycles	
Pressure cooker test	TA =121 , RH=100%, pressure=2 atm, TD (endurance)= 96 hrs	
High temperature / High humidity test	TA=85 , RH=85% , TD (endurance)=168 , 500 hrs	
High-temperature storage life	TA=150 , TD (endurance)=500, 1000 hrs	
High-temperature operating life	TA=125 , VCC=Max. operating voltage, TD (endurance) =168, 500, 1000 hrs	
Latch-up	TA=25 , VCC=Max. operating voltage, 150mA/20V	
ESD (HBM)	TA=25 , ± 3KV	IP_ND,OP_ND,IO_ND IP_NS,OP_NS,IO_NS IP_PD,OP_PD,IO_PD,
ESD (MM)	TA=25 , ± 300V	IP_PS,OP_PS,IO_PS, VDD-VSS(+),VDD_VSS (-)mode

## **C.1 Address Trap Detect**

An address trap detect is one of the MCU embedded fail-safe functions that detects MCU malfunction caused by noise or the like. Whenever the MCU attempts to fetch an instruction from a certain section of ROM, an internal recovery circuit is auto started. If a noise caused address error is detected, the MCU will repeat execution of the program until the noise is eliminated. The MCU will then continue to execute the next program.



