

# 1 pC Charge Injection, 100 pA Leakage CMOS $\pm 5$ V/+5 V/+3 V Dual SPDT Switch

**ADG636** 

#### **FEATURES**

1 pC Charge Injection  $\pm 2.7$  V to  $\pm 5.5$  V Dual Supply +2.7 V to  $\pm 5.5$  V Single Supply Automotive Temperature Range:  $-40^{\circ}$ C to  $+125^{\circ}$ C 100 pA (Max @ 25°C) Leakage Currents  $85~\Omega$  Typ On Resistance Rail-to-Rail Operation Fast Switching Times Typical Power Consumption (<0.1  $\mu$ W) TTL/CMOS Compatible Inputs 14-Lead TSSOP Package

#### **APPLICATIONS**

Automatic Test Equipment
Data Acquisition Systems
Battery-Powered Instruments
Communication Systems
Sample-and-Hold Systems
Remote Powered Equipment
Audio and Video Signal Routing
Relay Replacement
Avionics

#### **GENERAL DESCRIPTION**


The ADG636 is a monolithic device, comprising two independently selectable CMOS SPDT (Single Pole, Double Throw) switches. When on, each switch conducts equally well in both directions.

The ADG636 operates from a dual  $\pm 2.7$  V to  $\pm 5.5$  V supply, or from a single supply of  $\pm 2.7$  V to  $\pm 5.5$  V.

This switch offers ultralow charge injection of  $\pm 1.5$  pC over the entire signal range and leakage current of 10 pA typical at 25°C. It offers on-resistance of 85  $\Omega$  typ, which is matched to within 2  $\Omega$  between channels. The ADG636 also has low power dissipation yet gives high switching speeds.

The ADG636 exhibits break-before-make switching action and is available in a 14-lead TSSOP package.

#### FUNCTIONAL BLOCK DIAGRAM



#### **PRODUCT HIGHLIGHTS**

- 1. Ultralow Charge Injection ( $Q_{INJ}$ :  $\pm 1.5$  pC typ over full signal range)
- 2. Leakage Current <0.25 nA max @ 85°C
- 3. Dual  $\pm 2.7$  V to  $\pm 5$  V or Single +2.7 V to +5.5 V Supply
- 4. Automotive Temperature Range: -40°C to +125°C
- 5. Small 14-Lead TSSOP Package

# ADG636-SPECIFICATIONS

 $\textbf{DUAL SUPPLY}^{1} \text{ (V}_{DD} = 5 \text{ V} \pm 10\%, \text{ V}_{SS} = -5 \text{ V} \pm 10\%, \text{ GND} = 0 \text{ V}. \text{ All specifications} -40°C \text{ to } +125°C \text{ unless noted.})$ 

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$ m V_{SS}$ to $ m V_{DD}$	V	
			55 22		$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$
On Resistance (R <sub>ON</sub> )	85			Ω typ	$V_S = \pm 3 \text{ V}, I_S = -1 \text{ mA},$
	115	140	160	Ω max	Test Circuit 1
On Resistance Match Between					
Channels (DR <sub>ON</sub> )	2			Ω typ	$V_S = \pm 3 \text{ V}, I_S = -1 \text{ mA}$
	4	5.5	6.5	Ω max	
On Resistance Flatness (R <sub>FLAT(ON)</sub> )	25			Ω typ	$V_S = \pm 3 \text{ V}, I_S = -1 \text{ mA}$
	40	55	60	Ω max	
LEAKAGE CURRENTS					$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01			nA typ	$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V},$
2 31 /	±0.1	$\pm 0.25$	±2	nA max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.01			nA typ	$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V},$
J D. ,	±0.1	±0.25	$\pm 2$	nA max	Test Circuit 2
Channel ON Leakage ID, IS (ON)	±0.01			nA typ	$V_S = V_D = \pm 4.5 \text{ V}$ , Test Circuit 3
2 2, 2	±0.1	$\pm 0.25$	±6	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.4	V min	
Input High Voltage, V <sub>INH</sub> Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Low Voltage, V <sub>INL</sub> Input Current			0.6	Villax	
I <sub>INL</sub> or I <sub>INH</sub>	0.005			μA typ	$V_{IN} = V_{INI}$ or $V_{INH}$
INL OF INH	0.003		±0.1	μA max	VIN - VINL OI VINH
C <sub>IN</sub> , Digital Input Capacitance	2		±0.1	pF typ	
				Pr typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>	=0				
Transition Time	70	100	150	ns typ	$V_{S1A} = +3 \text{ V}, V_{S1B} = -3 \text{ V}, R_L = 300 \Omega,$
P. 11	100	120	150	ns max	$C_L = 35 \text{ pF}$ , Test Circuit 4
t <sub>ON</sub> Enable	100	150	100	ns typ	$R_L = 300 \Omega, C_L = 35 pF$
4 E1-1-	135	170	190	ns max	$V_S = 3 \text{ V}$ , Test Circuit 5
t <sub>OFF</sub> Enable	55	00	100	ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
Break-Before-Make Time Delay, t <sub>BBM</sub>	80 20	90	100	ns max	$V_S = 3 \text{ V}$ , Test Circuit 5 $R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$ ,
break-before-make Time Delay, t <sub>BBM</sub>	20		10	ns typ	$V_S = 3 \text{ V}$ , Test Circuit 5
Charge Injection	-1.2		10	ns min	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF},$
Charge Injection	-1.2			pC typ	$V_S = 0$ V, $K_S = 0$ 22, $C_L = 1$ HF, Test Circuit 7
Off Isolation	-65			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$ ,
On isolation	-03			db typ	Test Circuit 8
Channel-to-Channel Crosstalk	-65			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$ ,
Ghamier-to-Ghamer Grosstaik	05			db typ	Test Circuit 10
Bandwidth –3 dB	610			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , Test Circuit 9
C <sub>S</sub> (OFF)	5			pF typ	f = 1  MHz
$C_{\rm D}$ (OFF)	8			pF typ	f = 1 MHz
$C_D, C_S (ON)$	8			pF typ	f = 1 MHz
, , , , ,				1 71	
POWER REQUIREMENTS	0.001				$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
$I_{DD}$	0.001		1.0	μA typ	Digital Inputs = 0 V or 5.5 V
т	0.001		1.0	μA max	Digital Inputs = 0 V or 5.5 V
$I_{SS}$	0.001		1.0	μA typ	Digital Inputs – U v or 5.5 v
			1.0	μA max	

NOTES

Specifications subject to change without notice.

-2- REV. 0

 $<sup>^1</sup>Y$  Version Temperature Range:  $-40^{\circ}C$  to  $+125^{\circ}C$ 

<sup>&</sup>lt;sup>2</sup>Guaranteed by design, not subject to production test.

SINGLE SUPPLY  $^{1}$  (V<sub>DD</sub> = 5 V  $\pm$  10%, V<sub>SS</sub> = 0 V, GND = 0 V. All specifications  $-40^{\circ}$ C to  $+125^{\circ}$ C unless otherwise noted.)

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to $V_{\mathrm{DD}}$	V	
					$V_{\rm DD} = 4.5 \text{ V}, V_{\rm SS} = 0 \text{ V}$
On Resistance (R <sub>ON</sub> )	210			Ω typ	$V_S = 3.5 \text{ V}, I_S = -1 \text{ mA},$
	290	350	380	Ω max	Test Circuit 1
On Resistance Match Between				_	
Channels ( $\Delta R_{ON}$ )	3			Ω typ	$V_S = 3.5 \text{ V}, I_S = -1 \text{ mA}$
		12	13	Ω max	
LEAKAGE CURRENTS					$V_{\rm DD} = 5.5  \mathrm{V}$
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01			nA typ	$V_S = 1 \text{ V}/4.5 \text{ V}, V_D = 4.5 \text{ V}/1 \text{ V},$
	±0.1	$\pm 0.25$	±2	nA max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.01			nA typ	$V_S = 1 \text{ V}/4.5 \text{ V}, V_D = 4.5 \text{ V}/1 \text{ V}$
	±0.1	$\pm 0.25$	$\pm 2$	nA max	Test Circuit 2
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.01			nA typ	$V_S = V_D = 4.5 \text{ V/1 V},$
	±0.1	±0.25	±6	nA max	Test Circuit 3
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.4	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current					
$I_{INL}$ or $I_{INH}$	0.005			μA typ	$V_{\rm IN} = V_{\rm INL}$ or $V_{\rm INH}$
			$\pm 0.1$	μA max	
C <sub>IN</sub> , Digital Input Capacitance	2			pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>					
Transition Time	90			ns typ	$V_{S1A} = 3 \text{ V}, V_{S1B} = 0 \text{ V}, R_L = 300 \Omega,$
	150	185	210	ns max	$C_L = 35 \text{ pF}$ , Test Circuit 4
t <sub>ON</sub> Enable	135			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	180	235	275	ns max	$V_S = 3 \text{ V}$ , Test Circuit 5
t <sub>OFF</sub> Enable	70			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	105	120	135	ns max	$V_S = 3 \text{ V}$ , Test Circuit 5
Break-Before-Make Time Delay, $t_{BBM}$	30			ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF,$
			10	ns min	$V_S = 3 \text{ V}$ , Test Circuit 5
Charge Injection	0.3			pC typ	$V_S = 0 V, R_S = 0 \Omega, C_L = 1 nF,$
OCCI 1 d	(0)			ID.	Test Circuit 7
Off Isolation	-60			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$ ,
Channel-to-Channel Crosstalk	-65			dD trum	Test Circuit 8
Channel-to-Channel Crosstalk	-05			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$ ,
Bandwidth –3 dB	530			MHz typ	Test Circuit 10 $R_L = 50 \Omega$ , $C_L = 5 pF$ , Test Circuit 9
$C_S$ (OFF)	5			pF typ	f = 1  MHz
$C_{S}(OFF)$ $C_{D}(OFF)$	8			pF typ	f = 1  MHz
$C_{D_s}(ON)$	8			pF typ	f = 1 MHz
POWER REQUIREMENTS	-			1 -01	V <sub>DD</sub> = 5.5 V
					Digital Inputs = 0 V or 5.5 V
$I_{\mathrm{DD}}$	0.001			μA typ	
			1.0	μA max	

#### NOTES

REV. 0 -3-

 $<sup>^1</sup>Y$  Version Temperature Range:  $-40\,^{\circ}C$  to  $+125\,^{\circ}C$ 

<sup>&</sup>lt;sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

**ADG636** 

 $\textbf{SINGLE SUPPLY}^{1} \ \ (\textit{V}_{DD} = 3 \ \textit{V} \ \pm \ 10\%, \textit{V}_{SS} = 0 \ \textit{V}, \ \textit{GND} = 0 \ \textit{V}. \ \textit{All specifications} \ -40^{\circ}\textrm{C} \ to \ +125^{\circ}\textrm{C} \ unless \ otherwise \ noted.)$ 

Parameter	+25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to $V_{\mathrm{DD}}$	V	
					$V_{\rm DD} = 2.7 \text{ V}, V_{\rm SS} = 0 \text{ V}$
On Resistance (R <sub>ON</sub> )	380	420	460	Ω typ	$V_S = 1.5 \text{ V}, I_S = -1 \text{ mA}, \text{ Test Circuit } 1$
On Resistance Match Between					
Channels ( $\Delta R_{ON}$ )			5	Ω typ	$V_S = 1.5 \text{ V}, I_S = -1 \text{ mA}$
LEAKAGE CURRENTS					$V_{\rm DD} = 3.3 \text{ V}$
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01			nA typ	$V_S = 1 \text{ V/3 V}, V_D = 3 \text{ V/1 V},$
	±0.1	$\pm 0.25$	±2	nA max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.01			nA typ	$V_S = 1 \text{ V/3 V}, V_D = 3 \text{ V/1 V},$
	±0.1	$\pm 0.25$	±2	nA max	Test Circuit 2
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.01			nA typ	$V_{S} = V_{D} = 1 \text{ V/3 V},$
	±0.1	±0.25	±6	nA max	Test Circuit 3
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current					
$I_{INL}$ or $I_{INH}$	0.005			μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
			$\pm 0.1$	μA max	
C <sub>IN</sub> , Digital Input Capacitance	2			pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>					
Transition Time	170			ns typ	$V_{S1A} = 2 \text{ V}, V_{S1B} = 0 \text{ V}, R_L = 300 \Omega,$
	320	390	450	ns max	$C_L = 35 \text{ pF}$ , Test Circuit 4
t <sub>ON</sub> Enable	250			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	360	460	530	ns max	$V_S = 2 V$ , Test Circuit 6
t <sub>OFF</sub> Enable	110			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	175	205	230	ns max	$V_S = 2 V$ , Test Circuit 6
Break-Before-Make Time Delay, $t_{BBM}$	80			ns typ	$R_L = 300 \Omega, C_L = 35 pF,$
			10	ns min	$V_{S1} = 2 \text{ V}$ , Test Circuit 5
Charge Injection	0.6			pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF},$
0001 1 1	60			ID.	Test Circuit 7
Off Isolation	-60			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$ ,
Channel-to-Channel Crosstalk	-65			dR tree	Test Circuit 8 $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$ ,
Chamici-to-Chamiel Crosstalk	-00			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pr}$ , $I = 10 \text{ MHz}$ , Test Circuit 10
Bandwidth –3 dB	530			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , Test Circuit 9
C <sub>s</sub> (OFF)	5			pF typ	f = 1 MHz
$C_{\rm S}$ (OFF)	8			pF typ	f = 1 MHz
$C_{D_s}(ON)$	8			pF typ	f = 1 MHz
POWER REQUIREMENTS					$V_{DD} = 3.3 \text{ V}$
					Digital Inputs = 0 V or 3.3 V
$I_{ m DD}$	0.001			μA typ	
		1.0	μA max		

NOTES

Specifications subject to change without notice.

-4- REV. 0

¹Y Version Temperature Range: −40°C to +125°C

<sup>&</sup>lt;sup>2</sup>Guaranteed by design, not subject to production test.

#### 

Junction Temperature	0°C
TSSOP Package	
$\theta_{IA}$ Thermal Impedance	C/W
$\theta_{\text{JC}}$ Thermal Impedance	C/W
Lead Temperature, Soldering (10 seconds) 30	0°C
IR Reflow, Peak Temperature22	0°C

#### NOTES

#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
ADG636YRU	−40°C to +125°C	Thin Shrink Small Outline (TSSOP)	RU-14

#### PIN CONFIGURATION




Table I. Truth Table

A0	EN	ON Switch
X	0	NONE
0	1	S1A, S2A
1	1	S1B, S2A
0	1	S1A, S2B
1	1	S1B, S2B

#### CAUTION\_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG636 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. 0 -5-

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

<sup>&</sup>lt;sup>2</sup> Overvoltages at EN, A0, A1, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

## **ADG636**

Insertion Loss


#### **TERMINOLOGY**

$\overline{ m V_{DD}}$	Most Positive Power Supply Potential
$V_{SS}$	Most Negative Power Supply in a Dual Supply Application. In single supply applications, this should be tied to ground at the device.
GND	Ground (0 V) Reference
$I_{DD}$	Positive Supply Current
$I_{SS}$	Negative Supply Current
S	Source Terminal. May be an input or output.
D	Drain Terminal. May be an input or output.
$R_{ON}$	Ohmic Resistance between D and S
$\Delta R_{ON}$	On Resistance Match between any two channels (i.e., $R_{ON}$ max – $R_{ON}$ min)
$R_{FLAT(ON)}$	Flatness is defined as the difference between the maximum and minimum value of On Resistance as measured over the specified analog signal range.
I <sub>S</sub> (OFF)	Source Leakage Current with the Switch "OFF"
$I_D$ (OFF)	Drain Leakage Current with the Switch "OFF"
$I_D, I_S (ON)$	Channel Leakage Current with the Switch "ON"
$V_D, V_S$	Analog Voltage on Terminals D, S
$V_{INL}$	Maximum Input Voltage for Logic "0"
$V_{INH}$	Minimum Input Voltage for Logic "1"
$I_{\rm INL}(I_{\rm INH})$	Input Current of the Digital Input
C <sub>S</sub> (OFF)	Channel Input Capacitance for "OFF" condition.
$C_D$ (OFF)	Channel Output Capacitance for "OFF" condition.
$C_D$ , $C_S$ (ON)	"ON" Switch Capacitance
$C_{IN}$	Digital Input Capacitance
$t_{ON}(EN)$	Delay time between the 50% and 90% points of the digital input and Switch "ON" condition
$t_{OFF}(EN)$	Delay time between the 50% and 90% points of the digital input and Switch "OFF" condition
t <sub>TRANSITION</sub>	Delay time between the 50% and 90% points of the digital input and Switch "ON" condition when switching from one address state to another.
$t_{\mathrm{BBM}}$	"OFF" time or "ON" time measured between the 80% points of both switches, when switching from one address state to another.
Charge Injection	A measure of the Glitch Impulse transferred from the Digital Input to the Analog Output during switching.
Crosstalk	A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.
Off Isolation	A measure of unwanted signal coupling through an "OFF" switch.
Bandwidth	The Frequency Response of the "ON" Switch


Loss Due to the On Resistance of the Switch

-6- REV. 0


# **Typical Performance Characteristics—ADG636**




TPC 1. On Resistance vs.  $V_D$  ( $V_S$ ). Dual Supply




TPC 2. On Resistance vs.  $V_D$  ( $V_S$ ). Single Supply




TPC 3. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures. Dual Supply



TPC 4. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures. Single Supply




TPC 5. Leakage Currents vs. Temperatures. Dual Supply




TPC 6. Leakage Currents vs. Temperature. Single Supply

REV. 0 -7-


## **ADG636**




TPC 7. Charge Injection vs. Source Voltage




TPC 8.  $t_{ON}/t_{OFF}$  Enable Timing vs. Temperature



TPC 9. Off Isolation vs. Frequency




TPC 10. Crosstalk vs. Frequency




TPC 11. On Response vs. Frequency

-8- REV. 0


# **Test Circuits**




Test Circuit 1. On Resistance




Test Circuit 2. Off Leakage




Test Circuit 3. On Leakage



Test Circuit 4. Transition Time, t<sub>TRANSITION</sub>




Test Circuit 5. Break-Before-Make Delay, t<sub>BBM</sub>




Test Circuit 6. Enable Delay,  $t_{ON}$  (EN),  $t_{OFF}$  (EN)


REV. 0 –9–



Test Circuit 7. Charge Injection




Test Circuit 8. Off Isolation



INSERTION LOSS = 20 LOG  $\frac{V_{OUT} \text{ WITH SWITCH}}{V_{OUT} \text{ WITHOUT SWITCH}}$ 

Test Circuit 9. Bandwidth



CHANNEL-TO-CHANNEL CROSSTALK = 20 LOG  $\frac{V_{OUT}}{V_S}$ 


Test Circuit 10. Channel-to-Channel Crosstalk

-10- REV. 0

#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

#### 14-Lead TSSOP Package (RU-14)



REV. 0 -11-

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.