
DISCRETE SEMICONDUCTORS



Product specification

October 1992



HILIPS

BLF543

FEATURES

- High power gain
- Easy power control
- Good thermal stability
- Gold metallization ensures
 excellent reliability
- Designed for broadband operation.

DESCRIPTION

Silicon N-channel enhancement mode vertical D-MOS transistor designed for communications transmitter applications in the UHF frequency range.

The transistor is encapsulated in a 6-lead, SOT171 flange envelope, with a ceramic cap. All leads are isolated from the flange.

The devices are marked with a V_{GS} indication intended for matched pair applications.


PINNING - SOT171

PIN	DESCRIPTION
1	source
2	source
3	gate
4	drain
5	source
6	source

QUICK REFERENCE DATA

RF performance at T_h = 25 °C in a common source class-B circuit.

MODE OF OPERATION	f (MHz)	V _{DS} (V)	P _L (W)	G _p (dB)	η _D (%)
CW, class-B	500	28	10	> 12	> 50
CW, class-B	960	28	10	typ. 8	typ. 50



CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static charge during transport and handling.

WARNING

	Product and environmental safety - toxic materials
	This product contains beryllium oxide. The product is entirely safe provided that the BeO disc is not damaged. All persons who handle, use or dispose of this product should be aware of its nature and of the necessary safety precautions. After use, dispose of as chemical or special waste according to the regulations applying at the location of the user. It must never be thrown out with the general or domestic waste
I	out with the general or domestic waste.

BLF543


LIMITING VALUES


In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DS}	drain-source voltage		_	65	V
±V _{GS}	gate-source voltage		-	20	V
I _D	DC drain current		-	2	А
P _{tot}	total power dissipation	up to $T_{mb} = 25 \ ^{\circ}C$	_	25	W
T _{stg}	storage temperature		-65	150	°C
Tj	junction temperature		_	200	°C

THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R _{th j-mb}	thermal resistance from junction to mounting base	7 K/W
R _{th mb-h}	thermal resistance from mounting base to heatsink	0.4 K/W





(2) Short-time operation during mismatch.

Fig.3 Power/temperature derating curves.

BLF543

CHARACTERISTICS

 $T_j = 25 \ ^{\circ}C$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{(BR)DSS}	drain-source breakdown voltage	$V_{GS} = 0; I_D = 5 \text{ mA}$	65	-	_	V
I _{DSS}	drain-source leakage current	$V_{GS} = 0; V_{DS} = 28 V$	_	-	0.5	mA
I _{GSS}	gate-source leakage current	$\pm V_{GS} = 20 \text{ V}; \text{ V}_{DS} = 0$	-	-	1	μΑ
V _{GS(th)}	gate-source threshold voltage	I _D = 20 mA; V _{DS} = 10 V	1	-	4	V
$\Delta V_{GS(th)}$	gate-source voltage difference of matched pairs	I _D = 20 mA; V _{DS} = 10 V	-	_	100	mV
9 _{fs}	forward transconductance	I _D = 0.6 A; V _{DS} = 10 V	300	450	-	mS
R _{DS(on)}	drain-source on-state resistance	$I_D = 0.6 \text{ A}; V_{GS} = 10 \text{ V}$	_	1.7	2.5	Ω
I _{DSX}	on-state drain current	V _{GS} = 15 V; V _{DS} = 10 V	-	2.4	-	А
C _{is}	input capacitance	V _{GS} = 0; V _{DS} = 28 V; f = 1 MHz	-	16	-	pF
C _{os}	output capacitance	V _{GS} = 0; V _{DS} = 28 V; f = 1 MHz	_	12	-	pF
C _{rs}	feedback capacitance	$V_{GS} = 0; V_{DS} = 28 V; f = 1 MHz$	_	3.2	_	pF





Fig.4 Temperature coefficient of gate-source voltage as a function of drain current, typical values.




 V_{DS} = 10 V; T_{j} = 25 $^{\circ}C.$


Fig.5 Drain current as a function of gate-source voltage, typical values.

BLF543

UHF power MOS transistor

MDA496 4 R_{DSon} (Ω) 3 2 1 0 ∟ 0 50 100 150 т_ј (°С) $I_D = 0.6 \text{ A}; \text{ } V_{GS} = 10 \text{ V}.$ Fig.6 Drain-source on-state resistance as a function of junction temperature, typical values.





BLF543

APPLICATION INFORMATION FOR CLASS-B OPERATION


 $T_h = 25 \text{ °C}; R_{th mb-h} = 0.4 \text{ K/W}, \text{ unless otherwise specified.}$ RF performance in a common source class-B circuit.

MODE OF OPERATION	f (MHz)	V _{DS} (V)	I _{DQ} (mA)	PL (W)	G _p (dB)	η _D (%)
CW class-B	500	28	20	10	> 12 typ. 15	> 50 typ. 60
CW class-B	960	28	20	10	typ. 8	typ. 50
CW class-B	960	24	20	7.5	typ. 8	typ. 50


Ruggedness in class-B operation

The BLF543 is capable of withstanding a full load mismatch corresponding to VSWR = 50 through all phases under the following conditions:

 V_{DS} = 28 V; f = 500 MHz at rated output power.



BLF543



BLF543

COMPONENT	DESCRIPTION	VALUE	DIMENSIONS	CATALOGUE NO.
C1, C6, C9, C16	multilayer ceramic chip capacitor (note 1)	390 pF		
C2, C14	multilayer ceramic chip capacitor (note 1)	7.5 pF		
C3, C5, C13, C15	film dielectric trimmer	9 pF		2222 809 09002
C4	multilayer ceramic chip capacitor (note 1)	20 pF		
C7	multilayer ceramic chip capacitor	$2 \times 100 \text{ nF in}$ parallel, 50 V		2222 852 47104
C8, C10	multilayer ceramic chip capacitor	100 nF		2222 852 47104
C11	aluminium electrolytic capacitor	10 μF, 63 V		2222 030 28109
C12	multilayer ceramic chip capacitor (note 1)	22 pF		
L1	1 turn enamelled 0.8 mm copper wire	11 nH	int. dia. 4.7 mm leads 2×5 mm	
L2	stripline (note 2)	42.5 Ω	14.5 × 3 mm	
L3, L4	stripline (note 2)	42.5 Ω	6 × 3 mm	
L5	7 turns enamelled 1 mm copper wire	124 nH	length 7.8 mm int. dia. 4 mm leads 2×5 mm	
L6	grade 3B Ferroxcube RF choke			4312 020 36640
L7	stripline (note 2)	55.7 Ω	31 × 2 mm	
L8	1 turn enamelled 1 mm copper wire	8 nH	int. dia. 3.2 mm leads 2 × 5 mm	
R1, R2	0.4 W metal film resistor	1 kΩ		2322 151 71002
R3	10 turns cermet potentiometer	5 kΩ		
R4	0.4 W metal film resistor	19.6 kΩ		2322 151 71963
R5	1 W metal film resistor	10 Ω		2322 153 51009


List of components (class-B test circuit at 500 MHz)

Notes


1. American Technical Ceramics (ATC) capacitor, type 100B or other capacitor of the same quality.

2. The striplines are on a double copper-clad printed circuit board, with glass microfibre reinforced PTFE ($\epsilon_r = 2.2$); thickness $\frac{1}{32}$ inch.

BLF543



BLF543



BLF543

COMPONENT	DESCRIPTION	VALUE	DIMENSIONS	CATALOGUE NO.
C1, C8, C10, C17	multilayer ceramic chip capacitor (note 1)	68 pF		
C2	multilayer ceramic chip capacitor (note 2)	4.7 pF		
C3, C5, C15, C16	film dielectric trimmer	1.2 to 5.5 pF		2222 808 00004
C4	multilayer ceramic chip capacitor (note 2)	$2 \times 5.6 \text{ pF in}$ parallel		
C6, C7	multilayer ceramic chip capacitor (note 2)	7.5 pF		
C9, C12	multilayer ceramic chip capacitor	100 nF		2222 852 47104
C14	multilayer ceramic chip capacitor (note 2)	$2 \times 4.7 \text{ pF in}$ parallel		
C11, C13	aluminum electrolytic capacitor	10 μF, 63 V		2222 030 28109
L1	stripline (note 3)	50 Ω	12.5 × 2.5 mm	
L2	stripline (note 3)	50 Ω	19×2.5 mm	
L3	stripline (note 3)	50 Ω	$29.5 \times 2.5 \text{ mm}$	
L4, L5	stripline (note 3)	42.5 Ω	$3 \times 3 \text{ mm}$	
L6	3 turns enamelled 0.8 mm copper wire	35 nH	length 4.6 mm int. dia. 4 mm leads 2×5 mm	
L7	stripline (note 3)	50 Ω	12.5 × 2.5 mm	
L8	stripline (note 3)	50 Ω	$28.5 \times 2.5 \text{ mm}$	
L9	stripline (note 3)	50 Ω	$20.5 \times 2.5 \text{ mm}$	
L10	grade 3B Ferroxcube RF choke			4312 020 36640
R1	0.4 W metal film resistor	205 kΩ		2322 151 72054
R2	10 turns potentiometer	50 kΩ		
R3	0.4 W metal film resistor	10 kΩ		2322 151 71003
R4	0.4 W metal film resistor	10 Ω		2322 153 51009


List of components (class-B test circuit at 960 MHz)

Notes

- 1. American Technical Ceramics (ATC) capacitor, type 100B or other capacitor of the same quality.
- 2. American Technical Ceramics (ATC) capacitor, type 100A or other capacitor of the same quality.


3. The striplines are on a double copper-clad printed circuit board, with glass microfibre reinforced PTFE ($\epsilon_r = 2.2$); thickness $\frac{1}{32}$ inch.


BLF543



Class-B operation; V_{DS} = 28 V; I_{DQ} = 20 mA; P_L = 10 W.

Fig.14 Input impedance as a function of frequency (series components), typical values.





 $P_{L} = 10 \text{ W}.$


Fig.15 Load impedance as a function of frequency (series components), typical values.

Optimum input and load impedances

Optimum input impedance: $2.3 + j9.5 \Omega$. Optimum load impedance: $4.3 + j8.6 \Omega$. Conditions: class-B operation; V_{DS} = 24 V; I_{DQ} = 20 mA; f = 960 MHz; P_L = 7.5 W; typical values.

PACKAGE OUTLINE

Flanged ceramic package; 2 mounting holes; 6 leads



BLF543

SOT171A

Product specification

BLF543

DEFINITIONS

Data Sheet Status			
Objective specification This data sheet contains target or goal specifications for product development.			
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.		
Product specification	ct specification This data sheet contains final product specifications.		
Limiting values			
more of the limiting values ma of the device at these or at an	ccordance with the Absolute Maximum Rating System (IEC 134). Stress above one or ay cause permanent damage to the device. These are stress ratings only and operation y other conditions above those given in the Characteristics sections of the specification iting values for extended periods may affect device reliability.		
Application information			

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.