

Dual Bipolar/JFET, Precision Operational Amplifier

T-79-15

FEATURES

Low Offset Voltage: 250 µV Wide Bandwidth: 8 MHz High Slew Rate: 20 V/us Low Noise: 6 nV/√Hz Low Distortion: 0.001% Low Supply Current: 5 mA Low Offset Current: 2 nA


Unity-Gain Stable **APPLICATIONS Active Filters Fast Amplifiers** Integrators

PIN CONNECTIONS

8-Lead Narrow-Body SOIC (S Suffix)



8-Lead Epoxy DIP (P Suffix)



GENERAL DESCRIPTION

The OP-285 is a precision high speed amplifier featuring the Butler Amplifier front-end. This new front-end design combines the accuracy and low noise performance of bipolar transistors with the speed of JFETs. This yields an amplifier with high slew rates, low offset and good noise performance at low supply currents. Bias currents are also low compared to bipolar designs.

The OP-285 is specified over the extended industrial (-40°C to +85°C) temperature range. OP-285s are available in plastic DIP plus SO-8 surface mount packages.

*Patents pending.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

T-79-15

OP-285—SPECIFICATIONS

ELECTRICAL CHARACTERISTICS (@ $V_S = \pm 15.0 \text{ V}$, $T_A = +25^{\circ}\text{C}$ unless otherwise specified.)

Parameter	Symbol	Conditions	Min	Тур	Max	Units
INPUT CHARACTERISTICS						
Offset Voltage	Vos			125	250	μV
Input Bias Current	$I_{\mathbf{B}}$	$V_{CM} = 0 V$		150		nA
Input Offset Current	I_{OS}	$V_{CM} = 0 V$	1	2		nA
Input Voltage Range	V _{CM}		-10.5		+10.5	v
Common-Mode Rejection	CMR	$V_{CM} = \pm 10.5 \text{ V}$	86			dB
Large Signal Voltage Gain	Avo	$R_L = 600 \Omega$!	200		V/mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$			5		μV/°C
OUTPUT CHARACTERISTICS						<u></u>
Output Voltage Swing	$\mathbf{v_o}$	$R_L = 10 \text{ k}\Omega$	-13 ∰	± 14.1	+13	V
Open Loop Output Resistance	R _{OUT}					Ω
POWER SUPPLY						dB
Power Supply Rejection Ratio	PSRR	$V_s = \pm 4.5 \text{ V to } 4.5 \text{ V}$		80	-	
Supply Current	I _{SY}	$V_{o} = 0$		4	5	mA V
Supply Voltage Range	V _s	I MA			±18	V
DYNAMIC PERFORMANCE	•	EL MI		20		\$71
Slew Rate	SR SR	F = 5 Kg		20		V/µs kHz
Full-Power Bandwidth	BWp 🔭					
Settling Time	ts					μs MHz
Gain Bandwidth Product	GBP		1	8		%
Total Harmonic Distortion	THD	@ 20 kHz		0.002		⁷⁰ %
	ł	@ 1 kHz		0.0006		
Phase Margin	θο			62		Degrees
NOISE PERFORMANCE						\$7 =
Voltage Noise	e _n p-p	0.1 Hz to 10 Hz		1.1		μV p–p
Voltage Noise Density	e _n	f = 1 kHz		6		nV/√Hz
Current Noise Density	i _n	f = 1 kHz		1.5		pA/√Hz

Specifications subject to change without notice.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.

WAFER TEST LIMITS @ $V_s = \pm 15.0 \text{ V}$, $T_A = +25^{\circ}\text{C}$ unless otherwise specified.)

Parameter	Symbol	Conditions	Limit	Units
Offset Voltage	Vos		250	mV max
Input Bias Current	I _B	$V_{CM} = 0 V$	200	nA max
Input Offset Current	Ios	$V_{CM} = 0 V$	50	nA max
Input Voltage Range ¹		1	±10.5	V min
Common-Mode Rejection	CMRR	$V_{CM} = \pm 10.5 \text{ V}$	86	dB min
Power Supply Rejection Ratio	PSRR	$V = \pm 4.5 \text{ V to } \pm 15 \text{ V}$	80	dB min
Large Signal Voltage Gain	Avo	$R_T = 10 \text{ k}\Omega$	100	V/mV min
Output Voltage Range	V _o	$R_{\tau} = 10 \text{ k}\Omega$	±13	V min
Supply Current	I _{SY}	$V_O = 0 V, R_L = 0$	5	mA max

NOTE

Electrical tests and wafer probe to the limits shown. Due to variations in assembly wath descendarinal yield loss, yield after packaging is standard product dice. Consult factory to negotiate specifications based on die led charms alone through sample lot assembly and testing.

Guaranteed by CMR test

ABSOLUTE MAXIMUM RATINGS

ORDERING GUIDE

Supply Voltage

Description

ORDERING GUIDE

Supply Voltage

Description

ORDERING GUIDE

Supply Voltage

Description

Description

ORDERING GUIDE

Supply Voltage

Description

Description

Description

ORDERING GUIDE

Supply Voltage

Description

**Descriptio Electrical tests and wafer probe to the limits shown. Due to variations in assembly mal yield loss, yield after packaging is not guaranteed for

Supply voltage
Input Voltage ² ± 18 V
Differential Input Voltage ² ±7.5
Output Short-Circuit Duration Limited
Storage Temperature Range
P, S Package65°C to +150°C
Operating Temperature Range
OP-285E, F40°C to +85°C
Junction Temperature Range
P, S Package65°C to +150°C
Lead Temperature Range (Soldering, 60 Sec) +300°C

Package Type	θ _{JA} ³	θјс	Units
8-Pin Plastic DIP (P)	103	43	°C/W
8-Pin SOIC (S)	158	43	°C/W

NOTES

¹Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.


 2 For supply voltages less than ± 18 V, the absolute maximum input voltage is equal to the supply voltage.

 $^{3}\theta_{JA}$ is specified for the worst case conditions, i.e., θ_{JA} is specified for device in socket for cerdip, P-DIP, and LCC packages; θ_{JA} is specified for device soldered in circuit board for SOIC package.

Model	Temperature Range	Package Option*
OP285EP	-40°C to +85°C	8-Pin Plastic DIP
OP285ES	-40°C to +85°C	8-Pin SOIC
OP285FP	-40°C to +85°C	8-Pin Plastic DIP
OP285FS	-40°C to +85°C	8-Pin SOIC
OP285GBC	+25°C	DICE

*For outline information see Package Information section.

DICE CHARACTERISTICS



OP-285 Die Size 0.070 in. × 0.108 in. (7,560 sq. mils)

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacture unless otherwise agreed to in writing.