

# 16-bit Proprietary Microcontroller

CMOS

## F<sup>2</sup>MC-16LX MB90440G Series

### MB90443G/F443G/V440G

#### ■ DESCRIPTION

The MB90440G series with FULL-CAN<sup>\*2</sup> and FLASH ROM is a line of general-purpose, Fujitsu 16-bit microcontrollers specially designed for automotive and industrial applications. Its main features are three on board CAN Interfaces (generic type) , which conform to V2.0 Part A and Part B, supporting very flexible message buffering. Thus, more functions than a normal full CAN approach is available.

While inheriting the AT architecture of the F<sup>2</sup>MC<sup>\*1</sup> family, the instruction set for the F<sup>2</sup>MC-16LX CPU core incorporates additional instructions for high-level languages, supports extended addressing modes, and contains enhanced multiplication and division instructions as well as a substantial collection of improved bit manipulation instructions. In addition, the MB90440G series has as on-chip 32-bit accumulator, which enables processing of long-word data.


The peripheral resources integrated in the MB90440G series include; an 8/10-bit A/D converter, UARTs (SCI) , I/O extended serial interface, 8/16-bit PPG timer, input/output timer (input capture (ICU) , output compare (OCU) ) .

\*1 : F<sup>2</sup>MC stands for FUJITSU Flexible Microcontroller, a registered trademark of FUJITSU LIMITED.

\*2 : Controller Area Network (CAN) is a license of Robert Bosch GmbH..

#### ■ PACKAGE

100-pin Plastic QFP



FPT-100P-M06

# MB90440G Series

## ■ FEATURES

### ● Clock

Internal PLL clock multiplication circuit

Base oscillation divided into two or multiplied by one to four

Minimum execution time : 62.5 ns (4 MHz oscillation, PLL clock multiplication multiplier = 4,  $V_{CC} = 5.0$  V)

32 kHz subsystem clock

### ● Instruction set optimized for controller applications

Supported data types : bit, byte, word, and long-word types

Standard addressing modes : 23 types

Singed multiplication/division and extended RET1 instructions

32-bit accumulator enhancing high-precision operations

### ● Enhanced high level language (C) and multi-tasking support instructions

Use of a system stack pointer

Symmetrical instruction set and barrel shift instructions

### ● Program patch function (for two address pointers)

### ● Enhanced execution speed : 4 byte instruction queue

### ● Enhanced interrupt function : 8 priority levels programmable and 34 causes

### ● Automatic data transmission function independent of CPU operation

Extended intelligent I/O service function (EI<sup>2</sup>OS)

### ● Internal ROM size and type

FLASH ROM : 128 Kbytes

Internal RAM size : 6 Kbyte and 14 Kbyte (evaluation chip)

### ● FLASH ROM

Supports automatic programming function, Embedded Algorithm\*

Writing command/erase command/erase suspend and resume command

Algorithms completion flag

Hardwire reset vector to show the fixed boot code sector

Can be erased by each sector

Sector protection by external programming voltage

### ● Low-power consumption (stand-by) modes

Sleep mode (CPU operating clock stops)

Stop mode (Main oscillation stops)

CPU intermittent operation mode

Watch mode

Time-base timer mode

### ● General-purpose I/O ports : 81 ports

### ● Timers

Watchdog timer : 1 channel

8/16-bit PPG timer : 8/16-bit × 4 channels

16-bit reload timer : 2 channels

\* : Embedded Algorithm is a trademark of Advanced Micro Devices, Inc.

(Continued)

*(Continued)*

- **16-bit I/O timers**

- 16-bit free-run timers : 1 channel
  - 16-bit input capture : 8 channels
  - 16-bit output compare : 4 channels

- **Extended I/O serial interfaces : 1 channel**

- **UART0**

- Full-duplex, double-buffered (8 bit)
  - Can be used for clock synchronous and asynchronous transfer (with start/stop bit)

- **UART1 (SCI)**

- Full-duplex, double-buffered (8 bit)
  - Can be used for clock synchronous and asynchronous serial transfer (extended I/O serial)

- **External interrupt inputs : 8 channels**

- Extended intelligent I/O service (EI<sup>2</sup>OS) is started by external input and external interrupt generation module

- **Delayed interrupt generation module : interrupt request for task switching**

- **8/10 bit A/D converter : 8 channels**

- 8/10-bit resolution selectable
  - Can be started by external trigger input
  - Conversion time : 6.12  $\mu$ s

- **FULL-CAN interface**

- 3 channels
  - Conform to V2.0 Part A and Part B
  - Supports very flexible message buffering (mail-box and FIFO buffering can be mixed)

- **External bus interface : maximum 16 Mbyte address space**

# MB90440G Series

## ■ PRODUCT LINEUP

The following table provides a quick outlook of the MB90440G Series

| Part number<br>Parameter                       | MB90443G<br>(under development)   | MB90F443G                  | MB90V440G |
|--|---|----------------------------|-----------|
| CPU  | F <sup>2</sup> MC-16LX CPU  |                            |           |
| System clock                                   | On-chip PLL clock multiplier (×1, ×2, ×3, ×4, 1/2 when PLL stops)<br>Minimum instruction execution time : 62.5 ns (4 MHz osc. PLL ×4)   |                            |           |
| ROM size                                       | Mask ROM<br>128 Kbytes  | Flash memory<br>128 Kbytes | External  |
| RAM size                                       | 6 Kbytes  | 6 Kbytes                   | 14 Kbytes |
| Operating <sup>1</sup><br>voltage range        | 5 V ± 10%   |                            |           |
| Temperature range                              | -40 °C to +105 °C   |                            |           |
| Package  | QFP100  |                            | PGA-256   |
| Voltage dedicated for<br>emulator <sup>2</sup> | —   |                            | No        |
| UART0  | Full duplex double buffer<br>Supports clock asynchronous/synchronous (with start/stop bits) transfer<br>Baud rate : 4808/5208/9615/10417/19230/38460/62500/500000 bps (asynchronous)<br>500 K/1 M/2 Mbps (synchronous) at System clock = 16 MHz                                   |                            |           |
| UART1<br>(SCI)                                 | Full duplex double buffer<br>Asynchronized (start/stop bits synchronized) and CLK-synchronous communication<br>Baud rate : 601 bps to 250 kbps (asynchronous)<br>31.25 kbps to 2 Mbps (synchronous)   |                            |           |
| Serial IO                                      | Transfer can be started from MSB or LSB<br>Supports internal clock synchronized transfer and external clock synchronized transfer<br>Supports positive-edge and negative-edge clock synchronization<br>Baud rate : 31.25 K/62.5 K/125 K/500 K/1 M/2 Mbps at System clock = 16 MHz |                            |           |
| 8/10 bit<br>A/D Converter                      | 10-bit or 8-bit resolution<br>8 input channels<br>Conversion time : 6.12 μs (per one channel)   |                            |           |
| 16-bit Reload Timer<br>(2 channels)            | Operation clock frequency : $f_{sys}/2^1$ , $f_{sys}/2^3$ , $f_{sys}/2^5$ ( $f_{sys}$ = System clock frequency)<br>Supports External Event Count function   |                            |           |
| 16-bit<br>I/O Timer                            | Signals an interrupt during overflow<br>Supports Timer Clear during a match with Output Compare (Channel 0)<br>Operation clock freq. : $f_{sys}/2^2$ , $f_{sys}/2^4$ , $f_{sys}/2^6$ , $f_{sys}/2^8$ ( $f_{sys}$ = System clock freq.)  |                            |           |
| 16-bit<br>Output Compare<br>(4 channels)       | Signals an interrupt during a match with 16-bit I/O Timer<br>Four 16-bit compare registers<br>A pair of compare registers can be used to generate an output signal  |                            |           |

(Continued)

# MB90440G Series

(Continued)

| Part number<br>Parameter                                    | MB90443G<br>(under development)   | MB90F443G | MB90V440G |
|---|---|-----------|-----------|
| 16-bit<br>Input Capture<br>(8 channels)                     | Rising edge, falling edge or rising & falling edge sensitive<br>Four 16-bit capture registers<br>Signals an interrupt upon external event   |           |           |
| 8/16-bit<br>Programmable Pulse<br>Generator<br>(4 channels) | Supports 8-bit and 16-bit operation modes<br>Eight 8-bit reload counters<br>Eight 8-bit reload registers for L pulse width<br>Eight 8-bit reload registers for H pulse width<br>A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as<br>8-bit prescaler plus 8-bit reload counter<br>4 output pins<br>Operation clock frequency. : $f_{sys}$ , $f_{sys}/2^1$ , $f_{sys}/2^2$ , $f_{sys}/2^3$ , $f_{sys}/2^4$ or $128 \mu s @ f_{osc} = 4 \text{ MHz}$<br>( $f_{sys}$ = System clock frequency, $f_{osc}$ = Oscillation clock frequency) |           |           |
| CAN Interface<br><br>3 channels :                           | Conforms to CAN Specification Version 2.0 Part A and B<br>Automatic re-transmission in case of error<br>Automatic transmission responding to Remote Frame<br>Supports prioritized 16 message buffers for data and ID<br>Flexible configuration of acceptance filtering :<br>Full bit compare / Full bit mask / Two partial bit masks<br>Supports up to 1 Mbps   |           |           |
| External Interrupt<br>(8 channels)                          | Can be programmed edge detection or level detection   |           |           |
| External bus interface                                      | The external access used selective 8-bit bus or 16-bit bus is available.<br>(External bus mode)   |           |           |
| I/O Ports   | Virtually all external pins can be used as general purpose I/O<br>All push-pull outputs and schmitt trigger inputs<br>Bit-wise programmable as input/output or peripheral signal  |           |           |
| 32 kHz Subclock   | Sub-clock for low power operation   |           |           |
| Flash<br>Memory   | Supports automatic programming, Embedded Algorithm™<br>Write/Erase/Erase-Suspend/Resume commands<br>A flag indicating completion of the algorithm<br>Number of erase cycles : 10,000 times<br>Data retention time : 10 years<br>Boot block configuration<br>Erase can be performed on each block<br>Block protection with external programming voltage  |           |           |

\*1 : Values with conditions such as the operating frequency (See section “■ ELECTRICAL CHARACTERISTICS”).

\*2 : DIP switch S2 when using emulation pad MB2145-507.

The details are referred to hardware manual of MB2145-507.



## ■ PIN DESCRIPTION

| Pin No.   | Pin name                | Circuit type       | Function  |
|-----------|-------------------------|--------------------|---|
| 82<br>83  | X0<br>X1                | A<br>(Oscillation) | High speed oscillator input pins  |
| 80<br>79  | X0A<br>X1A              | A<br>(Oscillation) | Low speed oscillator input pins   |
| 77        | $\overline{\text{RST}}$ | B                  | External reset request input  |
| 52        | N.C.                    | —                  | not connected   |
| 85 to 92  | P00 to P07              | H                  | General I/O port with programmable pullup. This function is enabled in the single-chip mode.  |
|           | AD00 to AD07            |                    | I/O pins for 8 lower bits of the external address/data bus. This function is enabled when the external bus is enabled.  |
| 93 to 100 | P10 to P17              | H                  | General I/O port with programmable pullup. This function is enabled in the single-chip mode.  |
|           | AD08 to AD15            |                    | I/O pins for 8 higher bits of the external address/data bus. This function is enabled when the external bus is enabled.   |
| 1 to 8    | P20 to P27              | H                  | General I/O port with programmable pullup. This function is enabled in the single-chip mode.  |
|           | A16 to A23              |                    | I/O pins of 8 bits for A16 to A23 of the external address bus. This function is enabled when the external bus is enabled.   |
| 9         | P30                     | H                  | General I/O port with programmable pullup. This function is enabled in the single-chip mode.  |
|           | ALE                     |                    | Address latch enable output pin. This function is enabled when the external bus is enabled.   |
| 10        | P31                     | H                  | General I/O port with programmable pullup. This function is enabled in the single-chip mode.  |
|           | $\overline{\text{RD}}$  |                    | Read strobe output pin for the data bus. This function is enabled when the external bus is enabled.   |
| 12        | P32                     | H                  | General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the $\overline{\text{WR}}/\overline{\text{WRL}}$ pin output is disabled.  |
|           | $\overline{\text{WRL}}$ |                    | Write strobe output pin for the data bus. This function is enabled when the external bus is in enable mode and the $\overline{\text{WR}}/\overline{\text{WRL}}$ pin output is enabled. $\overline{\text{WRL}}$ is used as a write-strobe output pin for 8 lower bits of the data bus in 16-bit access while $\overline{\text{WR}}$ is used as a write-strobe output pin for 8 bits of the data bus in 8-bit access. |
|           | $\overline{\text{WR}}$  |                    |   |
| 13        | P33                     | H                  | General I/O port with programmable pullup. This function is enabled in the single-chip mode or external bus 8-bit mode or when $\overline{\text{WRH}}$ pin output is disabled.  |
|           | $\overline{\text{WRH}}$ |                    | Write strobe output pin for the 8 higher bits of the data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the $\overline{\text{WRH}}$ output pin is enabled.  |

(Continued)

# MB90440G Series

| Pin No. | Pin name                | Circuit type | Function   |
|---------|-------------------------|--------------|--|
| 14      | P34                     | H            | General I/O port with programmable pullup. This function is enabled in the single-chip mode or when hold function is disabled.               |
|         | HRQ                     |              | Hold request input pin. This function is enabled when the external bus is in enable mode and the hold function is enabled.                   |
| 15      | P35                     | H            | General I/O port with programmable pullup. This function is enabled in the single-chip mode or when hold function is disabled.               |
|         | $\overline{\text{HAK}}$ |              | Hold acknowledge output pin. This function is enabled when the external bus is in enable mode and the hold function is enabled.              |
| 16      | P36                     | H            | General I/O port with programmable pullup. This function is enabled in the single-chip mode or when the external ready function is disabled. |
|         | RDY                     |              | Ready input pin. This function is enabled when the external bus is in enable mode and the external ready function is enabled.                |
| 17      | P37                     | H            | General I/O port with programmable pullup. This function is enabled in the single-chip mode or when CLK output is disabled.                  |
|         | CLK                     |              | CLK output pin. This function is enabled when the external bus is in enable mode and CLK output is enabled.                                  |
| 18      | P40                     | G            | General I/O port. This function is enabled when serial data output of UART0 is disabled.   |
|         | SOT0                    |              | Serial data output pin for UART0. This function is enabled when UART0 enables serial data output.  |
| 19      | P41                     | G            | General I/O port. This function is enabled when clock output of UART0 is disabled.   |
|         | SCK0                    |              | Serial clock I/O pin for UART0. This function is enabled when UART0 enables serial clock output.   |
| 20      | P42                     | G            | General I/O port. This function is always enabled.   |
|         | SIN0                    |              | Serial data input pin for UART0. Set the corresponding DDR register to input if this function is used.                                       |
| 21      | P43                     | G            | General I/O port. This function is always enabled.   |
|         | SIN1                    |              | Serial data input pin for UART1. Set the corresponding DDR register to input if this function is used.                                       |
| 22      | P44                     | G            | General I/O port. This function is enabled when serial clock output of UART1 is disabled.  |
|         | SCK1                    |              | Serial clock I/O pin for UART1. This function is enabled when UART1 enables serial clock output.   |
| 24      | P45                     | G            | General I/O port. This function is enabled when serial data output of UART1 is disabled.   |
|         | SOT1                    |              | Serial data output pin for UART1. This function is enabled when UART1 enables serial data output.  |

(Continued)

# MB90440G Series

| Pin No.  | Pin name     | Circuit type | Function  |
|----------|--------------|--------------|---|
| 25       | P46          | G            | General I/O port. This function is enabled when the extended serial I/O interface disables serial data output.  |
|          | SOT2         |              | Serial data output pin for the extended serial I/O interface. This function is enabled when the extended serial I/O interface enables serial data output. |
| 26       | P47          | G            | General I/O port. This function is enabled when the extended serial I/O interface disables serial clock output.   |
|          | SCK2         |              | Serial clock I/O pin for the extended serial I/O interface. This function is enabled when the extended serial I/O interface enables serial clock output.  |
| 28       | P50          | D            | General I/O port. This function is always enabled.  |
|          | SIN2         |              | Serial data input pin for the extended serial I/O interface. Set the corresponding DDR register to input if this function is used.                        |
| 29 to 32 | P51 to P54   | D            | General I/O ports. This function is always enabled.   |
|          | INT4 to INT7 |              | External interrupt request input pins for INT4 to INT7. Set the corresponding DDR register to input if this function is used.                             |
| 33       | P55          | D            | General I/O port. This function is always enabled.  |
|          | ADTG         |              | External trigger input pin for the 8/10-bit A/D converter. Set the corresponding DDR register to input if this function is used.                          |
| 38 to 41 | P60 to P63   | E            | General I/O ports. The function is enabled when the analog input enable register specifies port.  |
|          | AN0 to AN3   |              | Analog input pins for the 8/10-bit A/D converter. This function is enabled when the analog input enable register specifies A/D.                           |
| 43 to 46 | P64 to P67   | E            | General I/O ports. The function is enabled when the analog input enable register specifies port.  |
|          | AN4 to AN7   |              | Analog input pins for the 8/10-bit A/D converter. This function is enabled when the analog input enable register specifies A/D.                           |
| 47       | P56          | D            | General I/O port. This function is always enabled.  |
|          | TIN0         |              | Event input pin for the 16-bit reload timers 0. Set the corresponding DDR register to input if this function is used.                                     |
| 48       | P57          | D            | General I/O port. This function is enabled when the 16-bit reload timers 0 disables output.   |
|          | TOT0         |              | Output pin for the 16-bit reload timers 0. This function is enabled when the 16-bit reload timers 0 enables output.                                       |
| 53 to 58 | P70 to P75   | D            | General I/O ports. This function is always enabled.   |
|          | IN0 to IN5   |              | Trigger input pins for input captures ICU0 to ICU5. Set the corresponding DDR register to input if this function is used.                                 |

(Continued)

# MB90440G Series

| Pin No.  | Pin name     | Circuit type | Function   |
|----------|--------------|--------------|--|
| 59 to 60 | P76 to P77   | D            | General I/O ports. This function is enabled when the OCU disables output.  |
|          | OUT2 to OUT3 |              | Event output pins for output compares OCU2 and OCU3. This function is enabled when the OCU enables output.   |
|          | IN6 to IN7   |              | Trigger input pins for input captures ICU6 and ICU7. Set the corresponding DDR register to input and prohibit the OCU output if this function is used. |
| 61 to 64 | P80 to P83   | D            | General I/O ports. This function is enabled when 8/16-bit PPG timer disables waveform output.  |
|          | PPG0 to PPG3 |              | Output pins for 8/16-bit PPG timer. This function is enabled when 8/16-bit PPG timer enables waveform output.  |
| 65 to 66 | P84 to P85   | D            | General I/O ports. This function is enabled when the OCU disables output.  |
|          | OUT0 to OUT1 |              | Event output pins for output compares OCU0 and OCU1. This function is enabled when the OCU enables output.   |
| 67       | P86          | D            | General I/O port. This function is always enabled.   |
|          | TIN1         |              | Input pin for the 16-bit reload timers 1. Set the corresponding DDR register to input if this function is used.  |
| 68       | P87          | D            | General I/O port. This function is enabled when the 16-bit reload timers 0 disables output.  |
|          | TOT1         |              | Output pin for the 16-bit reload timers 1. This function is enabled when the reload timers 1 enables output.   |
| 69 to 70 | P90 to P91   | D            | General I/O ports. This function is always enabled.  |
|          | INT0 to INT1 |              | External interrupt request input pins for INT0 to INT3. Set the corresponding DDR register to input if this function is used.                          |
| 71       | P92          | D            | General I/O port. This function is enabled when CAN2 disables output.  |
|          | TX2          |              | TX output pin for CAN2. This function is enabled when CAN2 enables output.   |
| 72       | P93          | D            | General I/O port. This function is always enabled.   |
|          | RX2          |              | RX input pin for CAN2 interface. When the CAN function is used, output from the other functions must be stopped.                                       |
| 73       | P94          | D            | General I/O port. This function is enabled when CAN0 disables output.  |
|          | TX0          |              | TX output pin for CAN0. This function is enabled when CAN0 enables output.   |
| 74       | P95          | D            | General I/O port. This function is always enabled.   |
|          | INT2         |              | External interrupt request input pin for INT2. Set the corresponding DDR register to input if this function is used.                                   |
|          | RX0          |              | RX input pin for CAN0 interface. When the CAN function is used, output from the other functions must be stopped.                                       |

(Continued)

(Continued)

| Pin No.    | Pin name         | Circuit type | Function   |
|------------|------------------|--------------|--|
| 75         | P96              | D            | General I/O port. This function is enabled when CAN1 disables output.  |
|            | TX1              |              | TX output pin for CAN1. This function is enabled when CAN1 enables output.   |
| 76         | P97              | D            | General I/O port. This function is always enabled.   |
|            | RX1              |              | RX input pin for CAN1 interface. When the CAN function is used, output from the other functions must be stopped.   |
| 78         | PA0              | D            | General I/O port. This function is always enabled.   |
|            | INT3             |              | External interrupt request input pin for INT2. Set the corresponding DDR register to input if this function is used.   |
| 34         | AV <sub>CC</sub> | Power supply | Power supply pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AV <sub>CC</sub> is applied to V <sub>CC</sub> .    |
| 37         | AV <sub>SS</sub> | Power supply | Dedicated ground pin for the A/D Converter   |
| 35         | AVRH             | Power supply | External reference voltage pin for the A/D Converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AV <sub>CC</sub> . |
| 36         | AVRL             | Power supply | External reference voltage pin for the A/D Converter   |
| 49 to 50   | MD0 to MD1       | C            | Input pins for specifying the operating mode. The pins must be directly connected to V <sub>CC</sub> or V <sub>SS</sub> .  |
| 51         | MD2              | F            | Input pin for specifying the operating mode. The pin must be directly connected to V <sub>CC</sub> or V <sub>SS</sub> .  |
| 27         | C                | —            | This is the power supply stabilization capacitor pin. It should be connected externally to an 0.1 μF ceramic capacitor.  |
| 23, 84     | V <sub>CC</sub>  | Power supply | Voltage (5.0 V) input pin  |
| 11, 42, 81 | V <sub>SS</sub>  | Power supply | Voltage (0.0 V) input pin  |




## ■ INPUT LEVELS

The input level of ports P00 to P37 can be selected to be either TTL- or CMOS - level. The initial setting is TTL - level. These settings are global for all P00 to P37, it is not possible to set different levels to each port.

The input level of ports P40 to PA0 can be selected to be either CMOS- or AUTOMOTIVE - level. The initial setting is CMOS - level. This settings can be done for each port individually.

# MB90440G Series

## ■ I/O CIRCUIT TYPE

| Circuit type | Circuit  | Remarks   |
|--------------|--|---|
| A            |  <p>The diagram shows an oscillator circuit. It includes two crystal resonators labeled X1, X1A and X0, X0A. An oscillation feedback resistor is connected between the two resonators. A standby control signal is connected to the circuit through an inverter.</p>    | <ul style="list-style-type: none"> <li>• Oscillation feedback resistor :<br/>1 MΩ approx. (High speed oscillator)<br/>10MΩ approx. (Low speed oscillator)</li> </ul>      |
| B            |  <p>The diagram shows a CMOS hysteresis input (HYS). A pull-up resistor R is connected to Vcc, and another resistor R is connected to the input of the HYS pin.</p>  | <ul style="list-style-type: none"> <li>• CMOS hysteresis input .<br/>Pull-up resistor : 50 kΩ approx.</li> </ul>  |
| C            |  <p>The diagram shows a CMOS hysteresis input (HYS) with a resistor R connected to the input.</p>   | <ul style="list-style-type: none"> <li>• CMOS hysteresis input</li> </ul>   |
| D            |  <p>The diagram shows a CMOS level output circuit. It includes a P-channel MOSFET (P-ch) and an N-channel MOSFET (N-ch). The output is connected to a CMOS HYS input and an AUTOM. HYS input. Two resistors R are connected to the input of the AUTOM. HYS input.</p> | <ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS hysteresis input</li> <li>• Automotive hysteresis input<br/>(See "■ INPUT LEVELS".)</li> </ul> |

(Continued)

| Circuit type | Circuit | Remarks   |
|--------------|---------|---|
| E            |         | <ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS hysteresis input</li> <li>• Automotive hysteresis input (See "■ INPUT LEVELS".)</li> <li>• Analog input</li> </ul>                                       |
| F            |         | <ul style="list-style-type: none"> <li>• CMOS hysteresis input</li> <li>• Pull-down resistor : 50 kΩ approx. (except FLASH devices)</li> </ul>  |
| G            |         | <ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS hysteresis input</li> <li>• Automotive hysteresis input (See "■ INPUT LEVELS".)</li> <li>• TTL input (FLASH devices in flash write mode only)</li> </ul> |

*(Continued)*

# MB90440G Series

(Continued)

| Circuit type | Circuit | Remarks  |
|--------------|---------|--|
| H            |         | <ul style="list-style-type: none"> <li>• CMOS level output</li> <li>• CMOS hysteresis input</li> <li>• TTL hysteresis input<br/>(See "■ INPUT LEVELS".)</li> <li>• Programmable pullup resistor :<br/>50 kΩ approx.</li> </ul> |

## ■ HANDLING DEVICES

### 1. Preventing Latch-up

CMOS IC chips may suffer latch-up under the following conditions :

- (1) A voltage higher than  $V_{CC}$  or lower than  $V_{SS}$  is applied to an input or output pin.
- (2) A voltage higher than the rated voltage is applied to between  $V_{CC}$  and  $V_{SS}$ .
- (3) The  $AV_{CC}$  power supply is applied before the  $V_{CC}$  voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

Always take sufficient precautions in using semiconductor devices to avoid this possibility.

Also be careful not to let the analog power-supply voltage ( $AV_{CC}$ ,  $AV_{RH}$ ) exceed the digital power-supply voltage ( $V_{CC}$ ) when the analog system power-supply is turned on and off.


### 2. Handling Unused Input Pins

Do not leave unused input pins open, as doing so may cause misoperation of the device or latch-up leading to permanent damage. Unused input pins should be pulled up or pulled down through at least 2 k $\Omega$  resistance. Unused I/O pins may be left open in output state, but if such pins are in input state they should be handled in the same way as input pins.

### 3. Use of the External Clock

To use the external clock, drive only the X0 pin and leave the X1 pin open.

A diagram of how to use an external clock is shown below.



### 4. Precautions for when not using a Sub Clock Signal


If the X0A and X1A pins are not connected to an oscillator, apply pull-down treatment to the X0A pin and leave the X1A pin open.

### 5. Power Supply Pins ( $V_{CC}/V_{SS}$ )

In products with multiple  $V_{CC}$  or  $V_{SS}$  pins, the pins of a same potential are internally connected in the device to avoid abnormal operations including latch-up. However, connect the pins external power and ground lines to lower the electro-magnetic emission level to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total current rating.

Make sure to connect  $V_{CC}$  and  $V_{SS}$  pins via lowest impedance to power lines.

It is recommended to provide a bypass capacitor of around 0.1  $\mu\text{F}$  between  $V_{CC}$  and  $V_{SS}$  pins near the device.



# MB90440G Series

## 6. Pull-up/down resistors

The MB90440G Series does not support internal pull-up/down resistors (except pull-up resistors of port 0 to port 3) . Use external components needed.

## 7. Crystal Oscillator Circuit

Noises around X0 or X1 pins may cause abnormal operations. Make sure to provide bypass capacitors via the shortest distances from X0 and X1 pins, crystal oscillator (or ceramic resonator) and ground lines, and make sure, to the utmost effort, that lines of oscillation circuits do not cross the lines of other circuits.

It is highly recommended to provide a printed circuit board artwork surrounding X0 and X1 pins with a ground area for stabilizing the operation.

## 8. Turning-on Sequence of Power Supply to A/D Converter and Analog Inputs

Make sure to turn on the A/D and D/A converters power supply ( $AV_{CC}$ ,  $AV_{RH}$ ,  $AV_{RL}$ ) and analog inputs (AN0 to AN7) after turning on the digital power supply ( $V_{CC}$ ) .

Turn off the digital power after turning off the A/D converter supply and analog inputs. In this case, make sure that  $AV_{RH}$  does not exceed  $AV_{CC}$  (turning on/off the analog and digital power supplies simultaneously is acceptable) .

## 9. Connection of Unused Pins of A/D Converter

Connect unused pins of A/D and D/A converters to  $AV_{CC} = V_{CC}$ ,  $AV_{SS} = AV_{RH} = V_{SS}$ .

## 10. N.C. Pin

The N.C. (internally connected) pin must be opened for use.

## 11. Notes on Energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50  $\mu$ s or more (0.2 V to 2.7 V) .

## 12. Initialization

In the device, there are internal registers which are initialized only by a power-on reset. To initialize these registers, please turn on the power again.


## 13. Using REALOS

The use of (EI<sup>2</sup>OS) is not possible with the REALOS real time operation system.

## 14. Caution on Operations during PLL Clock Mode


If the PLL clock mode is selected in the microcontroller, it may attempt to continue the operation using the free-running frequency of the automatic oscillating circuit in the PLL circuitly even if the oscillator is out of place or the clock input is stopped. Performance of this operation, however, cannot be guaranteed.

## ■ BLOCK DIAGRAM



# MB90440G Series

## MEMORY MAP



Note : The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits are the same address, the table in ROM can be referenced without using the far specification in the pointer declaration.

For example, an attempt to access 00C000H accesses the value at FFC000H in ROM.

The ROM area in bank FF exceeds 48 Kbytes, and its entire image cannot be shown in bank 00.

The image between FF4000H and FFFFFFFH is visible in bank 00, while the image between FF4000H and FFFFFFFH is visible only in bank FF. Thus, it is recommended that the ROM data table be stored in the area of FF4000H and FFFFFFFH .

## ■ I/O MAP

| Address                            | Register                            | Abbreviation | Read/Write | Resource name | Initial value         |
|------------------------------------|-------------------------------------|--------------|------------|---------------|-----------------------|
| 00 <sub>H</sub>                    | Port 0 data register                | PDR0         | R/W        | Port 0        | XXXXXXXX <sub>B</sub> |
| 01 <sub>H</sub>                    | Port 1 data register                | PDR1         | R/W        | Port 1        | XXXXXXXX <sub>B</sub> |
| 02 <sub>H</sub>                    | Port 2 data register                | PDR2         | R/W        | Port 2        | XXXXXXXX <sub>B</sub> |
| 03 <sub>H</sub>                    | Port 3 data register                | PDR3         | R/W        | Port 3        | XXXXXXXX <sub>B</sub> |
| 04 <sub>H</sub>                    | Port 4 data register                | PDR4         | R/W        | Port 4        | XXXXXXXX <sub>B</sub> |
| 05 <sub>H</sub>                    | Port 5 data register                | PDR5         | R/W        | Port 5        | XXXXXXXX <sub>B</sub> |
| 06 <sub>H</sub>                    | Port 6 data register                | PDR6         | R/W        | Port 6        | XXXXXXXX <sub>B</sub> |
| 07 <sub>H</sub>                    | Port 7 data register                | PDR7         | R/W        | Port 7        | XXXXXXXX <sub>B</sub> |
| 08 <sub>H</sub>                    | Port 8 data register                | PDR8         | R/W        | Port 8        | XXXXXXXX <sub>B</sub> |
| 09 <sub>H</sub>                    | Port 9 data register                | PDR9         | R/W        | Port 9        | XXXXXXXX <sub>B</sub> |
| 0A <sub>H</sub>                    | Port A data register                | PDRA         | R/W        | Port A        | _____X <sub>B</sub>   |
| 0B <sub>H</sub>                    | Port input levels select register   | PILR         | R/W        | Ports         | 00000000 <sub>B</sub> |
| 0C <sub>H</sub>                    | CAN2 RX/TX pin switching register   | CANSWR       | R/W        | CAN1/2        | _____00 <sub>B</sub>  |
| 0D <sub>H</sub> to 0F <sub>H</sub> | Reserved                            |              |            |               |                       |
| 10 <sub>H</sub>                    | Port 0 direction register           | DDR0         | R/W        | Port 0        | 00000000 <sub>B</sub> |
| 11 <sub>H</sub>                    | Port 1 direction register           | DDR1         | R/W        | Port 1        | 00000000 <sub>B</sub> |
| 12 <sub>H</sub>                    | Port 2 direction register           | DDR2         | R/W        | Port 2        | 00000000 <sub>B</sub> |
| 13 <sub>H</sub>                    | Port 3 direction register           | DDR3         | R/W        | Port 3        | 00000000 <sub>B</sub> |
| 14 <sub>H</sub>                    | Port 4 direction register           | DDR4         | R/W        | Port 4        | 00000000 <sub>B</sub> |
| 15 <sub>H</sub>                    | Port 5 direction register           | DDR5         | R/W        | Port 5        | 00000000 <sub>B</sub> |
| 16 <sub>H</sub>                    | Port 6 direction register           | DDR6         | R/W        | Port 6        | 00000000 <sub>B</sub> |
| 17 <sub>H</sub>                    | Port 7 direction register           | DDR7         | R/W        | Port 7        | 00000000 <sub>B</sub> |
| 18 <sub>H</sub>                    | Port 8 direction register           | DDR8         | R/W        | Port 8        | 00000000 <sub>B</sub> |
| 19 <sub>H</sub>                    | Port 9 direction register           | DDR9         | R/W        | Port 9        | 00000000 <sub>B</sub> |
| 1A <sub>H</sub>                    | Port A direction register           | DDRA         | R/W        | Port A        | _____0 <sub>B</sub>   |
| 1B <sub>H</sub>                    | Analog input enable register        | ADER         | R/W        | Port 6, A/D   | 11111111 <sub>B</sub> |
| 1C <sub>H</sub>                    | Port 0 pullup control register      | PUCR0        | R/W        | Port 0        | 00000000 <sub>B</sub> |
| 1D <sub>H</sub>                    | Port 1 pullup control register      | PUCR1        | R/W        | Port 1        | 00000000 <sub>B</sub> |
| 1E <sub>H</sub>                    | Port 2 pullup control register      | PUCR2        | R/W        | Port 2        | 00000000 <sub>B</sub> |
| 1F <sub>H</sub>                    | Port 3 pullup control register      | PUCR3        | R/W        | Port 3        | 00000000 <sub>B</sub> |
| 20 <sub>H</sub>                    | Serial mode control register 0      | UMC0         | R/W        | UART0         | 00000100 <sub>B</sub> |
| 21 <sub>H</sub>                    | Serial status register 0            | USR0         | R/W        |               | 00010000 <sub>B</sub> |
| 22 <sub>H</sub>                    | Serial input/output data register 0 | UIDR0/UODR0  | R/W        |               | XXXXXXXX <sub>B</sub> |
| 23 <sub>H</sub>                    | Rate and data register 0            | URD0         | R/W        |               | 0000000X <sub>B</sub> |

(Continued)

# MB90440G Series

| Address | Register                                | Abbreviation | Read/Write | Resource name                           | Initial value         |
|---------|---|--------------|------------|---|-----------------------|
| 24H     | Serial mode register 1                  | SMR1         | R/W        | UART1                                   | 00000000 <sub>B</sub> |
| 25H     | Serial control register 1               | SCR1         | R/W        |   | 00000100 <sub>B</sub> |
| 26H     | Serial input/output data register 1     | SIDR1/SODR1  | R/W        |   | XXXXXXXX <sub>B</sub> |
| 27H     | Serial status register 1                | SSR1         | R/W        |   | 00001_00 <sub>B</sub> |
| 28H     | UART1 prescaler control register        | U1CDCR       | R/W        |   | 0__1111 <sub>B</sub>  |
| 29H     | Serial edge selection register          | SES1         | R/W        |   | ____0 <sub>B</sub>    |
| 2AH     | Reserved                                |              |            |   |                       |
| 2BH     | Serial I/O prescaler                    | SCDCR        | R/W        | Serial I/O                              | 0__1111 <sub>B</sub>  |
| 2CH     | Serial mode control register            | SMCS         | R/W        |   | ____0000 <sub>B</sub> |
| 2DH     | Serial mode control register            | SMCS         | R/W        |   | 00000010 <sub>B</sub> |
| 2EH     | Serial Data register                    | SDR          | R/W        |   | XXXXXXXX <sub>B</sub> |
| 2FH     | Serial edge selection register 2        | SES2         | R/W        |   | ____0 <sub>B</sub>    |
| 30H     | External interrupt enable register      | ENIR         | R/W        | External interrupt circuit              | 00000000 <sub>B</sub> |
| 31H     | External interrupt request register     | EIRR         | R/W        |   | XXXXXXXX <sub>B</sub> |
| 32H     | External request level setting register | ELVR         | R/W        |   | 00000000 <sub>B</sub> |
| 33H     |   |              |            | 00000000 <sub>B</sub>                   |                       |
| 34H     | A/D control status register 0           | ADCS0        | R/W        | A/D converter                           | 00000000 <sub>B</sub> |
| 35H     | A/D control status register 1           | ADCS1        | R/W        |   | 00000000 <sub>B</sub> |
| 36H     | A/D data register 0                     | ADCR0        | R          |   | XXXXXXXX <sub>B</sub> |
| 37H     | A/D data register 1                     | ADCR1        | R/W        |   | 00001_XX <sub>B</sub> |
| 38H     | PPG0 operation mode control register    | PPGC0        | R/W        | 16-bit Programmable Pulse Generator 0/1 | 0_000__1 <sub>B</sub> |
| 39H     | PPG1 operation mode control register    | PPGC1        | R/W        |   | 0_000001 <sub>B</sub> |
| 3AH     | PPG0 and PPG1 clock selection register  | PPG01        | R/W        |   | 000000__ <sub>B</sub> |
| 3BH     | Reserved                                |              |            |   |                       |
| 3CH     | PPG2 operation mode control register    | PPGC2        | R/W        | 16-bit Programmable Pulse Generator 2/3 | 0_000__1 <sub>B</sub> |
| 3DH     | PPG3 operation mode control register    | PPGC3        | R/W        |   | 0_000001 <sub>B</sub> |
| 3EH     | PPG2 and PPG3 clock selection register  | PPG23        | R/W        |   | 000000__ <sub>B</sub> |
| 3FH     | Reserved                                |              |            |   |                       |
| 40H     | PPG4 operation mode control register    | PPGC4        | R/W        | 16-bit Programmable Pulse Generator 4/5 | 0_000__1 <sub>B</sub> |
| 41H     | PPG5 operation mode control register    | PPGC5        | R/W        |   | 0_000001 <sub>B</sub> |
| 42H     | PPG4 and PPG5 clock selection register  | PPG45        | R/W        |   | 000000__ <sub>B</sub> |
| 43H     | Reserved                                |              |            |   |                       |

(Continued)

# MB90440G Series

| Address                            | Register  | Abbrevia-<br>tion | Read/<br>Write | Resource<br>name                                 | Initial value         |
|------------------------------------|---|-------------------|----------------|--|-----------------------|
| 44 <sub>H</sub>                    | PPG6 operation mode control register              | PPGC6             | R/W            | 16-bit<br>Programmable<br>Pulse<br>Generator 6/7 | 0_000__1 <sub>B</sub> |
| 45 <sub>H</sub>                    | PPG7 operation mode control register              | PPGC7             | R/W            |  | 0_000001 <sub>B</sub> |
| 46 <sub>H</sub>                    | PPG6 and PPG7 clock selection register            | PPG67             | R/W            |  | 000000__ <sub>B</sub> |
| 47 <sub>H</sub> to 4B <sub>H</sub> | Reserved  |                   |                |  |                       |
| 4C <sub>H</sub>                    | Input capture control status 0/1                  | ICS01             | R/W            | Input capture 0/1                                | 00000000 <sub>B</sub> |
| 4D <sub>H</sub>                    | Input capture control status 2/3                  | ICS23             | R/W            | Input capture 2/3                                | 00000000 <sub>B</sub> |
| 4E <sub>H</sub>                    | Input capture control status 4/5                  | ICS45             | R/W            | Input capture 4/5                                | 00000000 <sub>B</sub> |
| 4F <sub>H</sub>                    | Input capture control status 6/7                  | ICS67             | R/W            | Input capture 6/7                                | 00000000 <sub>B</sub> |
| 50 <sub>H</sub>                    | Timer control status register 0                   | TMCSR0            | R/W            | 16-bit<br>reload<br>timer 0                      | 00000000 <sub>B</sub> |
| 51 <sub>H</sub>                    |   |                   |                |  | ____0000 <sub>B</sub> |
| 52 <sub>H</sub>                    | Timer register 0/reload register 0                | TMR0/<br>TMRLR0   | R/W            |  | XXXXXXXX <sub>B</sub> |
| 53 <sub>H</sub>                    |   |                   |                |  | XXXXXXXX <sub>B</sub> |
| 54 <sub>H</sub>                    | Timer control status register 1                   | TMCSR1            | R/W            | 16-bit reload<br>timer 1                         | 00000000 <sub>B</sub> |
| 55 <sub>H</sub>                    |   |                   |                |  | ____0000 <sub>B</sub> |
| 56 <sub>H</sub>                    | Timer register 1/Reload register 1                | TMR1/<br>TMRLR1   | R/W            |  | XXXXXXXX <sub>B</sub> |
| 57 <sub>H</sub>                    |   |                   |                |  | XXXXXXXX <sub>B</sub> |
| 58 <sub>H</sub>                    | Output compare control status register 0          | OCS0              | R/W            | Output<br>compare 0/1                            | 0000__00 <sub>B</sub> |
| 59 <sub>H</sub>                    | Output compare control status register 1          | OCS1              | R/W            |  | __00000 <sub>B</sub>  |
| 5A <sub>H</sub>                    | Output compare control status register 2          | OCS2              | R/W            | Output<br>compare 2/3                            | 0000__00 <sub>B</sub> |
| 5B <sub>H</sub>                    | Output compare control status register 3          | OCS3              | R/W            |  | __00000 <sub>B</sub>  |
| 5C <sub>H</sub> to 6B <sub>H</sub> | Reserved for CAN 2 Interface                      |                   |                |  |                       |
| 6C <sub>H</sub>                    | Timer data register                               | TCDT              | R/W            | I/O timer  | 00000000 <sub>B</sub> |
| 6D <sub>H</sub>                    |   |                   |                |  | 00000000 <sub>B</sub> |
| 6E <sub>H</sub>                    | Timer control status register                     | TCCS              | R/W            |  | 00000000 <sub>B</sub> |
| 6F <sub>H</sub>                    | ROM mirror function selection register            | ROMM              | R/W            | ROM mirror<br>function selec-<br>tion module     | _____1 <sub>B</sub>   |
| 70 <sub>H</sub> to 7F <sub>H</sub> | Reserved for CAN 0 Interface                      |                   |                |  |                       |
| 80 <sub>H</sub> to 8F <sub>H</sub> | Reserved for CAN 1 Interface                      |                   |                |  |                       |
| 90 <sub>H</sub> to 9D <sub>H</sub> | Prohibited area                                   |                   |                |  |                       |
| 9E <sub>H</sub>                    | Program address detection control status register | PACSR             | R/W            | Address match<br>detection<br>function           | 00000000 <sub>B</sub> |
| 9F <sub>H</sub>                    | Delayed interrupt/release register                | DIRR              | R/W            | Delayed<br>interrupt genera-<br>tion module      | _____0 <sub>B</sub>   |

(Continued)

# MB90440G Series

| Address                            | Register  | Abbreviation | Read/Write | Resource name                         | Initial value          |
|------------------------------------|---|--------------|------------|---------------------------------------|------------------------|
| A0 <sub>H</sub>                    | Low-power consumption mode control register                           | LPMCR        | R/W        | Low power consumption (stand-by) mode | 00011000 <sub>B</sub>  |
| A1 <sub>H</sub>                    | Clock selection register  | CKSCR        | R/W        | Low power consumption (stand-by) mode | 11111100 <sub>B</sub>  |
| A2 <sub>H</sub> to A4 <sub>H</sub> | Prohibited area   |              |            |                                       |                        |
| A5 <sub>H</sub>                    | Automatic ready function select register                              | ARSR         | W          | External bus pin                      | 0011__00 <sub>B</sub>  |
| A6 <sub>H</sub>                    | External address output control register                              | HACR         | W          |                                       | 00000000 <sub>B</sub>  |
| A7 <sub>H</sub>                    | Bus control signal selection register                                 | ECSR         | W          |                                       | 0000000_ <sub>B</sub>  |
| A8 <sub>H</sub>                    | Watchdog timer control register                                       | WDTC         | R/W        | Watchdog timer                        | XXXXX111 <sub>B</sub>  |
| A9 <sub>H</sub>                    | Time base timer control register                                      | TBTC         | R/W        | Time base timer                       | 1- -00100 <sub>B</sub> |
| AA <sub>H</sub>                    | Watch timer control register  | WTC          | R/W        | Watch timer                           | 1X000000 <sub>B</sub>  |
| AB <sub>H</sub> to AD <sub>H</sub> | Prohibited area   |              |            |                                       |                        |
| AE <sub>H</sub>                    | Flash memory control status register (Flash only, otherwise reserved) | FMCS         | R/W        | Flash Memory                          | 000X0000 <sub>B</sub>  |
| AF <sub>H</sub>                    | Prohibited area   |              |            |                                       |                        |
| B0 <sub>H</sub>                    | Interrupt control register 00   | ICR00        | R/W        | Interrupt controller                  | 00000111 <sub>B</sub>  |
| B1 <sub>H</sub>                    | Interrupt control register 01   | ICR01        | R/W        |                                       | 00000111 <sub>B</sub>  |
| B2 <sub>H</sub>                    | Interrupt control register 02   | ICR02        | R/W        |                                       | 00000111 <sub>B</sub>  |
| B3 <sub>H</sub>                    | Interrupt control register 03   | ICR03        | R/W        |                                       | 00000111 <sub>B</sub>  |
| B4 <sub>H</sub>                    | Interrupt control register 04   | ICR04        | R/W        |                                       | 00000111 <sub>B</sub>  |
| B5 <sub>H</sub>                    | Interrupt control register 05   | ICR05        | R/W        |                                       | 00000111 <sub>B</sub>  |
| B6 <sub>H</sub>                    | Interrupt control register 06   | ICR06        | R/W        |                                       | 00000111 <sub>B</sub>  |
| B7 <sub>H</sub>                    | Interrupt control register 07   | ICR07        | R/W        |                                       | 00000111 <sub>B</sub>  |
| B8 <sub>H</sub>                    | Interrupt control register 08   | ICR08        | R/W        |                                       | 00000111 <sub>B</sub>  |
| B9 <sub>H</sub>                    | Interrupt control register 09   | ICR09        | R/W        |                                       | 00000111 <sub>B</sub>  |
| BA <sub>H</sub>                    | Interrupt control register 10   | ICR10        | R/W        |                                       | 00000111 <sub>B</sub>  |
| BB <sub>H</sub>                    | Interrupt control register 11   | ICR11        | R/W        |                                       | 00000111 <sub>B</sub>  |
| BC <sub>H</sub>                    | Interrupt control register 12   | ICR12        | R/W        |                                       | 00000111 <sub>B</sub>  |
| BD <sub>H</sub>                    | Interrupt control register 13   | ICR13        | R/W        |                                       | 00000111 <sub>B</sub>  |
| BE <sub>H</sub>                    | Interrupt control register 14   | ICR14        | R/W        |                                       | 00000111 <sub>B</sub>  |
| BF <sub>H</sub>                    | Interrupt control register 15   | ICR15        | R/W        |                                       | 00000111 <sub>B</sub>  |
| CO <sub>H</sub> to FF <sub>H</sub> | External  |              |            |                                       |                        |

(Continued)

# MB90440G Series

(Continued)

| Address | Register                             | Abbreviation | Read/Write | Resource name                    | Initial value |
|---------|--------------------------------------|--------------|------------|----------------------------------|---------------|
| 1FF0H   | Program address detection register 0 | PADR0        | R/W        | Address match detection function | XXXXXXXXXB    |
| 1FF1H   |                                      |              | R/W        |                                  | XXXXXXXXXB    |
| 1FF2H   |                                      |              | R/W        |                                  | XXXXXXXXXB    |
| 1FF3H   | Program address detection register 1 | PADR1        | R/W        |                                  | XXXXXXXXXB    |
| 1FF4H   |                                      |              | R/W        |                                  | XXXXXXXXXB    |
| 1FF5H   |                                      |              | R/W        |                                  | XXXXXXXXXB    |

| Address        | Register                 | Abbreviation | Read/Write | Resource name                          | Initial value |
|----------------|--------------------------|--------------|------------|--|---------------|
| 3900H          | Reload register L        | PRL0         | R/W        | 16-bit programable pulse generator 0/1 | XXXXXXXXXB    |
| 3901H          | Reload register H        | PRLH0        | R/W        |  | XXXXXXXXXB    |
| 3902H          | Reload register L        | PRL1         | R/W        |  | XXXXXXXXXB    |
| 3903H          | Reload register H        | PRLH1        | R/W        |  | XXXXXXXXXB    |
| 3904H          | Reload register L        | PRL2         | R/W        | 16-bit programable pulse generator 2/3 | XXXXXXXXXB    |
| 3905H          | Reload register H        | PRLH2        | R/W        |  | XXXXXXXXXB    |
| 3906H          | Reload register L        | PRL3         | R/W        |  | XXXXXXXXXB    |
| 3907H          | Reload register H        | PRLH3        | R/W        |  | XXXXXXXXXB    |
| 3908H          | Reload register L        | PRL4         | R/W        | 16-bit programable pulse generator 4/5 | XXXXXXXXXB    |
| 3909H          | Reload register H        | PRLH4        | R/W        |  | XXXXXXXXXB    |
| 390AH          | Reload register L        | PRL5         | R/W        |  | XXXXXXXXXB    |
| 390BH          | Reload register H        | PRLH5        | R/W        |  | XXXXXXXXXB    |
| 390CH          | Reload register L        | PRL6         | R/W        | 16-bit programable pulse generator 6/7 | XXXXXXXXXB    |
| 390DH          | Reload register H        | PRLH6        | R/W        |  | XXXXXXXXXB    |
| 390EH          | Reload register L        | PRL7         | R/W        |  | XXXXXXXXXB    |
| 390FH          | Reload register H        | PRLH7        | R/W        |  | XXXXXXXXXB    |
| 3910H to 3917H | Reserved                 |              |            |  |               |
| 3918H          | Input capture register 0 | IPCP0        | R          | Input capture 0/1                      | XXXXXXXXXB    |
| 3919H          | Input capture register 0 | IPCP0        | R          |  | XXXXXXXXXB    |
| 391AH          | Input capture register 1 | IPCP1        | R          |  | XXXXXXXXXB    |
| 391BH          | Input capture register 1 | IPCP1        | R          |  | XXXXXXXXXB    |
| 391CH          | Input capture register 2 | IPCP2        | R          | Input capture 2/3                      | XXXXXXXXXB    |
| 391DH          | Input capture register 2 | IPCP2        | R          |  | XXXXXXXXXB    |
| 391EH          | Input capture register 3 | IPCP3        | R          |  | XXXXXXXXXB    |
| 391FH          | Input capture register 3 | IPCP3        | R          |  | XXXXXXXXXB    |

(Continued)

# MB90440G Series

(Continued)

| Address                                | Register                     | Abbreviation | Read/Write | Resource name      | Initial value         |
|--|------------------------------|--------------|------------|--------------------|-----------------------|
| 3920 <sub>H</sub>                      | Input capture register 4     | IPCP4        | R          | Input capture 4/5  | XXXXXXXX <sub>B</sub> |
| 3921 <sub>H</sub>                      | Input capture register 4     | IPCP4        | R          |                    | XXXXXXXX <sub>B</sub> |
| 3922 <sub>H</sub>                      | Input capture register 5     | IPCP5        | R          |                    | XXXXXXXX <sub>B</sub> |
| 3923 <sub>H</sub>                      | Input capture register 5     | IPCP5        | R          |                    | XXXXXXXX <sub>B</sub> |
| 3924 <sub>H</sub>                      | Input capture register 6     | IPCP6        | R          | Input capture 6/7  | XXXXXXXX <sub>B</sub> |
| 3925 <sub>H</sub>                      | Input capture register 6     | IPCP6        | R          |                    | XXXXXXXX <sub>B</sub> |
| 3926 <sub>H</sub>                      | Input capture register 7     | IPCP7        | R          |                    | XXXXXXXX <sub>B</sub> |
| 3927 <sub>H</sub>                      | Input capture register 7     | IPCP7        | R          |                    | XXXXXXXX <sub>B</sub> |
| 3928 <sub>H</sub>                      | Output compare register 0    | OCCP0        | R/W        | Output compare 0/1 | XXXXXXXX <sub>B</sub> |
| 3929 <sub>H</sub>                      | Output compare register 0    | OCCP0        | R/W        |                    | XXXXXXXX <sub>B</sub> |
| 392A <sub>H</sub>                      | Output compare register 1    | OCCP1        | R/W        |                    | XXXXXXXX <sub>B</sub> |
| 392B <sub>H</sub>                      | Output compare register 1    | OCCP1        | R/W        |                    | XXXXXXXX <sub>B</sub> |
| 392C <sub>H</sub>                      | Output compare register 2    | OCCP2        | R/W        | Output compare 2/3 | XXXXXXXX <sub>B</sub> |
| 392D <sub>H</sub>                      | Output compare register 2    | OCCP2        | R/W        |                    | XXXXXXXX <sub>B</sub> |
| 392E <sub>H</sub>                      | Output compare register 3    | OCCP3        | R/W        |                    | XXXXXXXX <sub>B</sub> |
| 392F <sub>H</sub>                      | Output compare register 3    | OCCP3        | R/W        |                    | XXXXXXXX <sub>B</sub> |
| 3930 <sub>H</sub> to 39FF <sub>H</sub> | Reserved                     |              |            |                    |                       |
| 3A00 <sub>H</sub> to 3AFF <sub>H</sub> | Reserved for CAN 0 Interface |              |            |                    |                       |
| 3B00 <sub>H</sub> to 3BFF <sub>H</sub> | Reserved for CAN 0 Interface |              |            |                    |                       |
| 3C00 <sub>H</sub> to 3CFF <sub>H</sub> | Reserved for CAN 1 Interface |              |            |                    |                       |
| 3D00 <sub>H</sub> to 3DFF <sub>H</sub> | Reserved for CAN 1 Interface |              |            |                    |                       |
| 3E00 <sub>H</sub> to 3EFF <sub>H</sub> | Reserved for CAN 2 Interface |              |            |                    |                       |
| 3F00 <sub>H</sub> to 3FFF <sub>H</sub> | Reserved for CAN 2 Interface |              |            |                    |                       |

- Meaning of abbreviations used for reading and writing

R/W : Read and Write enabled

R : Read only

W : Write only

- Explanation of initial values

0 : The bit is initialized to 0.

1 : The bit is initialized to 1.

X : The initial value of the bit is undefined.

– : The bit is not used. Its initial value is undefined.

Note : Addresses in the range 0000<sub>H</sub> to 00FF<sub>H</sub>, which are not listed in the table, are reserved for the primary functions of the MCU. A read access to these reserved addresses results reading “X” and any write access should not be performed.

## ■ CAN CONTROLLER

The MB90440G series contains three generic CAN controllers (CAN0, CAN1, CAN2) .

The CAN controller has the following features :

- Conforms to CAN Specification Version 2.0 Part A and B
  - Supports transmission/reception in standard frame and extended frame formats
- Supports transmission of data frames by receiving remote frames
- 16 transmission/reception message buffers
  - 29-bit ID and 8-byte data
  - Multi-level message buffer configuration
- Provides full-bit comparison, full-bit mask, acceptance register 0/acceptance register 1 for each message buffer as ID acceptance mask
  - Two acceptance mask registers in either standard frame format or extended frame formats
- Bit rate programmable from 10 Kbps to 1 Mbps (when input clock is at 16 MHz)

**List of Control Registers**

| Address             |                     |                     | Register                          | Abbreviation | Read/Write | Initial Value                      |
|---------------------|---------------------|---------------------|-----------------------------------|--------------|------------|------------------------------------|
| CAN0                | CAN1                | CAN2                |                                   |              |            |                                    |
| 000070 <sub>H</sub> | 000080 <sub>H</sub> | 00005C <sub>H</sub> | Message buffer valid register     | BVALR        | R/W        | 00000000<br>00000000 <sub>B</sub>  |
| 000071 <sub>H</sub> | 000081 <sub>H</sub> | 00005D <sub>H</sub> |                                   |              |            |                                    |
| 000072 <sub>H</sub> | 000082 <sub>H</sub> | 00005E <sub>H</sub> | Transmit request register         | TREQR        | R/W        | 00000000<br>00000000 <sub>B</sub>  |
| 000073 <sub>H</sub> | 000083 <sub>H</sub> | 00005F <sub>H</sub> |                                   |              |            |                                    |
| 000074 <sub>H</sub> | 000084 <sub>H</sub> | 000060 <sub>H</sub> | Transmit cancel register          | TCANR        | W          | 00000000<br>00000000 <sub>B</sub>  |
| 000075 <sub>H</sub> | 000085 <sub>H</sub> | 000061 <sub>H</sub> |                                   |              |            |                                    |
| 000076 <sub>H</sub> | 000086 <sub>H</sub> | 000062 <sub>H</sub> | Transmit complete register        | TCR          | R/W        | 00000000<br>00000000 <sub>B</sub>  |
| 000077 <sub>H</sub> | 000087 <sub>H</sub> | 000063 <sub>H</sub> |                                   |              |            |                                    |
| 000078 <sub>H</sub> | 000088 <sub>H</sub> | 000064 <sub>H</sub> | Receive complete register         | RCR          | R/W        | 00000000<br>00000000 <sub>B</sub>  |
| 000079 <sub>H</sub> | 000089 <sub>H</sub> | 000065 <sub>H</sub> |                                   |              |            |                                    |
| 00007A <sub>H</sub> | 00008A <sub>H</sub> | 000066 <sub>H</sub> | Remote request receiving register | RRTRR        | R/W        | 00000000<br>00000000 <sub>B</sub>  |
| 00007B <sub>H</sub> | 00008B <sub>H</sub> | 000067 <sub>H</sub> |                                   |              |            |                                    |
| 00007C <sub>H</sub> | 00008C <sub>H</sub> | 000068 <sub>H</sub> | Receive overrun register          | ROVRR        | R/W        | 00000000<br>00000000 <sub>B</sub>  |
| 00007D <sub>H</sub> | 00008D <sub>H</sub> | 000069 <sub>H</sub> |                                   |              |            |                                    |
| 00007E <sub>H</sub> | 00008E <sub>H</sub> | 00006A <sub>H</sub> | Receive interrupt enable register | RIER         | R/W        | 00000000<br>00000000 <sub>B</sub>  |
| 00007F <sub>H</sub> | 00008F <sub>H</sub> | 00006B <sub>H</sub> |                                   |              |            |                                    |
| 003B00 <sub>H</sub> | 003D00 <sub>H</sub> | 003F00 <sub>H</sub> | Control status register           | CSR          | R/W, R     | 00---000 0----0-<br>1 <sub>B</sub> |
| 003B01 <sub>H</sub> | 003D01 <sub>H</sub> | 003F01 <sub>H</sub> |                                   |              |            |                                    |
| 003B02 <sub>H</sub> | 003D02 <sub>H</sub> | 003F02 <sub>H</sub> | Last event indicator register     | LEIR         | R/W        | ----- 000-<br>0000 <sub>B</sub>    |
| 003B03 <sub>H</sub> | 003D03 <sub>H</sub> | 003F03 <sub>H</sub> |                                   |              |            |                                    |
| 003B04 <sub>H</sub> | 003D04 <sub>H</sub> | 003F04 <sub>H</sub> | Receive/transmit error counter    | RTEC         | R          | 00000000<br>00000000 <sub>B</sub>  |
| 003B05 <sub>H</sub> | 003D05 <sub>H</sub> | 003F05 <sub>H</sub> |                                   |              |            |                                    |

(Continued)

# MB90440G Series

(Continued)

| Address |         |         | Register                              | Abbreviation | Read/Write | Initial Value                     |
|---------|---------|---------|---------------------------------------|--------------|------------|-----------------------------------|
| CAN0    | CAN1    | CAN2    |                                       |              |            |                                   |
| 003B06H | 003D06H | 003F06H | Bit timing register                   | BTR          | R/W        | -1111111<br>11111111 <sub>B</sub> |
| 003B07H | 003D07H | 003F07H |                                       |              |            |                                   |
| 003B08H | 003D08H | 003F08H | IDE register                          | IDER         | R/W        | XXXXXXXX<br>XXXXXXXX <sub>B</sub> |
| 003B09H | 003D09H | 003F09H |                                       |              |            |                                   |
| 003B0AH | 003D0AH | 003F0AH | Transmit RTR register                 | TRTRR        | R/W        | 00000000<br>00000000 <sub>B</sub> |
| 003B0BH | 003D0BH | 003F0BH |                                       |              |            |                                   |
| 003B0CH | 003D0CH | 003F0CH | Remote frame receive waiting register | RFWTR        | R/W        | XXXXXXXX<br>XXXXXXXX <sub>B</sub> |
| 003B0DH | 003D0DH | 003F0DH |                                       |              |            |                                   |
| 003B0EH | 003D0EH | 003F0EH | Transmit interrupt enable register    | TIER         | R/W        | 00000000<br>00000000 <sub>B</sub> |
| 003B0FH | 003D0FH | 003F0FH |                                       |              |            |                                   |
| 003B10H | 003D10H | 003F10H | Acceptance mask select register       | AMSR         | R/W        | XXXXXXXX<br>XXXXXXXX <sub>B</sub> |
| 003B11H | 003D11H | 003F11H |                                       |              |            |                                   |
| 003B12H | 003D12H | 003F12H |                                       |              |            |                                   |
| 003B13H | 003D13H | 003F13H |                                       |              |            |                                   |
| 003B14H | 003D14H | 003F14H | Acceptance mask register 0            | AMR0         | R/W        | XXXXXXXX<br>XXXXXXXX <sub>B</sub> |
| 003B15H | 003D15H | 003F15H |                                       |              |            |                                   |
| 003B16H | 003D16H | 003F16H |                                       |              |            |                                   |
| 003B17H | 003D17H | 003F17H |                                       |              |            |                                   |
| 003B18H | 003D18H | 003F18H | Acceptance mask register 1            | AMR1         | R/W        | XXXXXXXX<br>XXXXXXXX <sub>B</sub> |
| 003B19H | 003D19H | 003F19H |                                       |              |            |                                   |
| 003B1AH | 003D1AH | 003F1AH |                                       |              |            |                                   |
| 003B1BH | 003D1BH | 003F1BH |                                       |              |            |                                   |

# MB90440G Series

List of Message Buffers (ID Registers)

| Address  |  |  | Register      | Abbreviation | Read/Write | Initial Value  |
|--|--|--|---------------|--------------|------------|--|
| CAN0   | CAN1   | CAN2   |               |              |            |  |
| 003A00 <sub>H</sub><br>to<br>003A1F <sub>H</sub> | 003C00 <sub>H</sub><br>to<br>003C1F <sub>H</sub> | 003E00 <sub>H</sub><br>to<br>003E1F <sub>H</sub> | RAM area      | —            | R/W        | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003A20 <sub>H</sub>                              | 003C20 <sub>H</sub>                              | 003E20 <sub>H</sub>                              | ID register 0 | IDR0         | R/W        | XXXXXXXX <sub>B</sub>                                |
| 003A21 <sub>H</sub>                              | 003C21 <sub>H</sub>                              | 003E21 <sub>H</sub>                              |               |              |            | XXXXXXXX <sub>B</sub>                                |
| 003A22 <sub>H</sub>                              | 003C22 <sub>H</sub>                              | 003E22 <sub>H</sub>                              |               |              |            | XXXXX---   |
| 003A23 <sub>H</sub>                              | 003C23 <sub>H</sub>                              | 003E23 <sub>H</sub>                              |               |              |            | XXXXXXXX <sub>B</sub>                                |
| 003A24 <sub>H</sub>                              | 003C24 <sub>H</sub>                              | 003E24 <sub>H</sub>                              | ID register 1 | IDR1         | R/W        | XXXXXXXX <sub>B</sub>                                |
| 003A25 <sub>H</sub>                              | 003C25 <sub>H</sub>                              | 003E25 <sub>H</sub>                              |               |              |            | XXXXXXXX <sub>B</sub>                                |
| 003A26 <sub>H</sub>                              | 003C26 <sub>H</sub>                              | 003E26 <sub>H</sub>                              |               |              |            | XXXXX---   |
| 003A27 <sub>H</sub>                              | 003C27 <sub>H</sub>                              | 003E27 <sub>H</sub>                              |               |              |            | XXXXXXXX <sub>B</sub>                                |
| 003A28 <sub>H</sub>                              | 003C28 <sub>H</sub>                              | 003E28 <sub>H</sub>                              | ID register 2 | IDR2         | R/W        | XXXXXXXX <sub>B</sub>                                |
| 003A29 <sub>H</sub>                              | 003C29 <sub>H</sub>                              | 003E29 <sub>H</sub>                              |               |              |            | XXXXXXXX <sub>B</sub>                                |
| 003A2A <sub>H</sub>                              | 003C2A <sub>H</sub>                              | 003E2A <sub>H</sub>                              |               |              |            | XXXXX---   |
| 003A2B <sub>H</sub>                              | 003C2B <sub>H</sub>                              | 003E2B <sub>H</sub>                              |               |              |            | XXXXXXXX <sub>B</sub>                                |
| 003A2C <sub>H</sub>                              | 003C2C <sub>H</sub>                              | 003E2C <sub>H</sub>                              | ID register 3 | IDR3         | R/W        | XXXXXXXX <sub>B</sub>                                |
| 003A2D <sub>H</sub>                              | 003C2D <sub>H</sub>                              | 003E2D <sub>H</sub>                              |               |              |            | XXXXXXXX <sub>B</sub>                                |
| 003A2E <sub>H</sub>                              | 003C2E <sub>H</sub>                              | 003E2E <sub>H</sub>                              |               |              |            | XXXXX---   |
| 003A2F <sub>H</sub>                              | 003C2F <sub>H</sub>                              | 003E2F <sub>H</sub>                              |               |              |            | XXXXXXXX <sub>B</sub>                                |
| 003A30 <sub>H</sub>                              | 003C30 <sub>H</sub>                              | 003E30 <sub>H</sub>                              | ID register 4 | IDR4         | R/W        | XXXXXXXX <sub>B</sub>                                |
| 003A31 <sub>H</sub>                              | 003C31 <sub>H</sub>                              | 003E31 <sub>H</sub>                              |               |              |            | XXXXXXXX <sub>B</sub>                                |
| 003A32 <sub>H</sub>                              | 003C32 <sub>H</sub>                              | 003E32 <sub>H</sub>                              |               |              |            | XXXXX---   |
| 003A33 <sub>H</sub>                              | 003C33 <sub>H</sub>                              | 003E33 <sub>H</sub>                              |               |              |            | XXXXXXXX <sub>B</sub>                                |
| 003A34 <sub>H</sub>                              | 003C34 <sub>H</sub>                              | 003E34 <sub>H</sub>                              | ID register 5 | IDR5         | R/W        | XXXXXXXX <sub>B</sub>                                |
| 003A35 <sub>H</sub>                              | 003C35 <sub>H</sub>                              | 003E35 <sub>H</sub>                              |               |              |            | XXXXXXXX <sub>B</sub>                                |
| 003A36 <sub>H</sub>                              | 003C36 <sub>H</sub>                              | 003E36 <sub>H</sub>                              |               |              |            | XXXXX---   |
| 003A37 <sub>H</sub>                              | 003C37 <sub>H</sub>                              | 003E37 <sub>H</sub>                              |               |              |            | XXXXXXXX <sub>B</sub>                                |
| 003A38 <sub>H</sub>                              | 003C38 <sub>H</sub>                              | 003E38 <sub>H</sub>                              | ID register 6 | IDR6         | R/W        | XXXXXXXX <sub>B</sub>                                |
| 003A39 <sub>H</sub>                              | 003C39 <sub>H</sub>                              | 003E39 <sub>H</sub>                              |               |              |            | XXXXXXXX <sub>B</sub>                                |
| 003A3A <sub>H</sub>                              | 003C3A <sub>H</sub>                              | 003E3A <sub>H</sub>                              |               |              |            | XXXXX---   |
| 003A3B <sub>H</sub>                              | 003C3B <sub>H</sub>                              | 003E3B <sub>H</sub>                              |               |              |            | XXXXXXXX <sub>B</sub>                                |

(Continued)

# MB90440G Series

| Address             |                     |                     | Register       | Abbreviation | Read/Write | Initial Value                       |
|---------------------|---------------------|---------------------|----------------|--------------|------------|-------------------------------------|
| CAN0                | CAN1                | CAN2                |                |              |            |                                     |
| 003A3C <sub>H</sub> | 003C3C <sub>H</sub> | 003E3C <sub>H</sub> | ID register 7  | IDR7         | R/W        | XXXXXXXXX<br>XXXXXXXXX <sub>B</sub> |
| 003A3D <sub>H</sub> | 003C3D <sub>H</sub> | 003E3D <sub>H</sub> |                |              |            |                                     |
| 003A3E <sub>H</sub> | 003C3E <sub>H</sub> | 003E3E <sub>H</sub> |                |              |            |                                     |
| 003A3F <sub>H</sub> | 003C3F <sub>H</sub> | 003E3F <sub>H</sub> |                |              |            | XXXXX---<br>XXXXXXXXX <sub>B</sub>  |
| 003A40 <sub>H</sub> | 003C40 <sub>H</sub> | 003E40 <sub>H</sub> | ID register 8  | IDR8         | R/W        | XXXXXXXXX<br>XXXXXXXXX <sub>B</sub> |
| 003A41 <sub>H</sub> | 003C41 <sub>H</sub> | 003E41 <sub>H</sub> |                |              |            |                                     |
| 003A42 <sub>H</sub> | 003C42 <sub>H</sub> | 003E42 <sub>H</sub> |                |              |            |                                     |
| 003A43 <sub>H</sub> | 003C43 <sub>H</sub> | 003E43 <sub>H</sub> |                |              |            | XXXXX---<br>XXXXXXXXX <sub>B</sub>  |
| 003A44 <sub>H</sub> | 003C44 <sub>H</sub> | 003E44 <sub>H</sub> | ID register 9  | IDR9         | R/W        | XXXXXXXXX<br>XXXXXXXXX <sub>B</sub> |
| 003A45 <sub>H</sub> | 003C45 <sub>H</sub> | 003E45 <sub>H</sub> |                |              |            |                                     |
| 003A46 <sub>H</sub> | 003C46 <sub>H</sub> | 003E46 <sub>H</sub> |                |              |            |                                     |
| 003A47 <sub>H</sub> | 003C47 <sub>H</sub> | 003E47 <sub>H</sub> |                |              |            | XXXXX---<br>XXXXXXXXX <sub>B</sub>  |
| 003A48 <sub>H</sub> | 003C48 <sub>H</sub> | 003E48 <sub>H</sub> | ID register 10 | IDR10        | R/W        | XXXXXXXXX<br>XXXXXXXXX <sub>B</sub> |
| 003A49 <sub>H</sub> | 003C49 <sub>H</sub> | 003E49 <sub>H</sub> |                |              |            |                                     |
| 003A4A <sub>H</sub> | 003C4A <sub>H</sub> | 003E4A <sub>H</sub> |                |              |            |                                     |
| 003A4B <sub>H</sub> | 003C4B <sub>H</sub> | 003E4B <sub>H</sub> |                |              |            | XXXXX---<br>XXXXXXXXX <sub>B</sub>  |
| 003A4C <sub>H</sub> | 003C4C <sub>H</sub> | 003E4C <sub>H</sub> | ID register 11 | IDR11        | R/W        | XXXXXXXXX<br>XXXXXXXXX <sub>B</sub> |
| 003A4D <sub>H</sub> | 003C4D <sub>H</sub> | 003E4D <sub>H</sub> |                |              |            |                                     |
| 003A4E <sub>H</sub> | 003C4E <sub>H</sub> | 003E4E <sub>H</sub> |                |              |            |                                     |
| 003A4F <sub>H</sub> | 003C4F <sub>H</sub> | 003E4F <sub>H</sub> |                |              |            | XXXXX---<br>XXXXXXXXX <sub>B</sub>  |
| 003A50 <sub>H</sub> | 003C50 <sub>H</sub> | 003E50 <sub>H</sub> | ID register 12 | IDR12        | R/W        | XXXXXXXXX<br>XXXXXXXXX <sub>B</sub> |
| 003A51 <sub>H</sub> | 003C51 <sub>H</sub> | 003E51 <sub>H</sub> |                |              |            |                                     |
| 003A52 <sub>H</sub> | 003C52 <sub>H</sub> | 003E52 <sub>H</sub> |                |              |            |                                     |
| 003A53 <sub>H</sub> | 003C53 <sub>H</sub> | 003E53 <sub>H</sub> |                |              |            | XXXXX---<br>XXXXXXXXX <sub>B</sub>  |
| 003A54 <sub>H</sub> | 003C54 <sub>H</sub> | 003E54 <sub>H</sub> | ID register 13 | IDR13        | R/W        | XXXXXXXXX<br>XXXXXXXXX <sub>B</sub> |
| 003A55 <sub>H</sub> | 003C55 <sub>H</sub> | 003E55 <sub>H</sub> |                |              |            |                                     |
| 003A56 <sub>H</sub> | 003C56 <sub>H</sub> | 003E56 <sub>H</sub> |                |              |            |                                     |
| 003A57 <sub>H</sub> | 003C57 <sub>H</sub> | 003E57 <sub>H</sub> |                |              |            | XXXXX---<br>XXXXXXXXX <sub>B</sub>  |
| 003A58 <sub>H</sub> | 003C58 <sub>H</sub> | 003E58 <sub>H</sub> | ID register 14 | IDR14        | R/W        | XXXXXXXXX<br>XXXXXXXXX <sub>B</sub> |
| 003A59 <sub>H</sub> | 003C59 <sub>H</sub> | 003E59 <sub>H</sub> |                |              |            |                                     |
| 003A5A <sub>H</sub> | 003C5A <sub>H</sub> | 003E5A <sub>H</sub> |                |              |            |                                     |
| 003A5B <sub>H</sub> | 003C5B <sub>H</sub> | 003E5B <sub>H</sub> |                |              |            | XXXXX---<br>XXXXXXXXX <sub>B</sub>  |

(Continued)

# MB90440G Series

(Continued)

| Address             |                     |                     | Register       | Abbreviation | Read/Write | Initial Value                       |
|---------------------|---------------------|---------------------|----------------|--------------|------------|-------------------------------------|
| CAN0                | CAN1                | CAN2                |                |              |            |                                     |
| 003A5C <sub>H</sub> | 003C5C <sub>H</sub> | 003E5C <sub>H</sub> | ID register 15 | IDR15        | R/W        | XXXXXXXXX<br>XXXXXXXXX <sub>B</sub> |
| 003A5D <sub>H</sub> | 003C5D <sub>H</sub> | 003E5D <sub>H</sub> |                |              |            |                                     |
| 003A5E <sub>H</sub> | 003C5E <sub>H</sub> | 003E5E <sub>H</sub> |                |              |            |                                     |
| 003A5F <sub>H</sub> | 003C5F <sub>H</sub> | 003E5F <sub>H</sub> |                |              |            | XXXXX---<br>XXXXXXXXX <sub>B</sub>  |

List of Message Buffers (DLC Registers and Data Registers)

| Address             |                     |                     | Register        | Abbreviation | Read/Write | Initial Value         |
|---------------------|---------------------|---------------------|-----------------|--------------|------------|-----------------------|
| CAN0                | CAN1                | CAN2                |                 |              |            |                       |
| 003A60 <sub>H</sub> | 003C60 <sub>H</sub> | 003E60 <sub>H</sub> | DLC register 0  | DLCR0        | R/W        | ----XXXX <sub>B</sub> |
| 003A61 <sub>H</sub> | 003C61 <sub>H</sub> | 003E61 <sub>H</sub> |                 |              |            |                       |
| 003A62 <sub>H</sub> | 003C62 <sub>H</sub> | 003E62 <sub>H</sub> | DLC register 1  | DLCR1        | R/W        | ----XXXX <sub>B</sub> |
| 003A63 <sub>H</sub> | 003C63 <sub>H</sub> | 003E63 <sub>H</sub> |                 |              |            |                       |
| 003A64 <sub>H</sub> | 003C64 <sub>H</sub> | 003E64 <sub>H</sub> | DLC register 2  | DLCR2        | R/W        | ----XXXX <sub>B</sub> |
| 003A65 <sub>H</sub> | 003C65 <sub>H</sub> | 003E65 <sub>H</sub> |                 |              |            |                       |
| 003A66 <sub>H</sub> | 003C66 <sub>H</sub> | 003E66 <sub>H</sub> | DLC register 3  | DLCR3        | R/W        | ----XXXX <sub>B</sub> |
| 003A67 <sub>H</sub> | 003C67 <sub>H</sub> | 003E67 <sub>H</sub> |                 |              |            |                       |
| 003A68 <sub>H</sub> | 003C68 <sub>H</sub> | 003E68 <sub>H</sub> | DLC register 4  | DLCR4        | R/W        | ----XXXX <sub>B</sub> |
| 003A69 <sub>H</sub> | 003C69 <sub>H</sub> | 003E69 <sub>H</sub> |                 |              |            |                       |
| 003A6A <sub>H</sub> | 003C6A <sub>H</sub> | 003E6A <sub>H</sub> | DLC register 5  | DLCR5        | R/W        | ----XXXX <sub>B</sub> |
| 003A6B <sub>H</sub> | 003C6B <sub>H</sub> | 003E6B <sub>H</sub> |                 |              |            |                       |
| 003A6C <sub>H</sub> | 003C6C <sub>H</sub> | 003E6C <sub>H</sub> | DLC register 6  | DLCR6        | R/W        | ----XXXX <sub>B</sub> |
| 003A6D <sub>H</sub> | 003C6D <sub>H</sub> | 003E6D <sub>H</sub> |                 |              |            |                       |
| 003A6E <sub>H</sub> | 003C6E <sub>H</sub> | 003E6E <sub>H</sub> | DLC register 7  | DLCR7        | R/W        | ----XXXX <sub>B</sub> |
| 003A6F <sub>H</sub> | 003C6F <sub>H</sub> | 003E6F <sub>H</sub> |                 |              |            |                       |
| 003A70 <sub>H</sub> | 003C70 <sub>H</sub> | 003E70 <sub>H</sub> | DLC register 8  | DLCR8        | R/W        | ----XXXX <sub>B</sub> |
| 003A71 <sub>H</sub> | 003C71 <sub>H</sub> | 003E71 <sub>H</sub> |                 |              |            |                       |
| 003A72 <sub>H</sub> | 003C72 <sub>H</sub> | 003E72 <sub>H</sub> | DLC register 9  | DLCR9        | R/W        | ----XXXX <sub>B</sub> |
| 003A73 <sub>H</sub> | 003C73 <sub>H</sub> | 003E73 <sub>H</sub> |                 |              |            |                       |
| 003A74 <sub>H</sub> | 003C74 <sub>H</sub> | 003E74 <sub>H</sub> | DLC register 10 | DLCR10       | R/W        | ----XXXX <sub>B</sub> |
| 003A75 <sub>H</sub> | 003C75 <sub>H</sub> | 003E75 <sub>H</sub> |                 |              |            |                       |
| 003A76 <sub>H</sub> | 003C76 <sub>H</sub> | 003E76 <sub>H</sub> | DLC register 11 | DLCR11       | R/W        | ----XXXX <sub>B</sub> |
| 003A77 <sub>H</sub> | 003C77 <sub>H</sub> | 003E77 <sub>H</sub> |                 |              |            |                       |

(Continued)

# MB90440G Series

| Address  |  |  | Register                  | Abbreviation | Read/<br>Write | Initial Value  |
|--|--|--|---------------------------|--------------|----------------|--|
| CAN0   | CAN1   | CAN2   |                           |              |                |  |
| 003A78 <sub>H</sub>                              | 003C78 <sub>H</sub>                              | 003E78 <sub>H</sub>                              | DLC register 12           | DLCR12       | R/W            | ----XXXX <sub>B</sub>                                |
| 003A79 <sub>H</sub>                              | 003C79 <sub>H</sub>                              | 003E79 <sub>H</sub>                              |                           |              |                |  |
| 003A7A <sub>H</sub>                              | 003C7A <sub>H</sub>                              | 003E7A <sub>H</sub>                              | DLC register 13           | DLCR13       | R/W            | ----XXXX <sub>B</sub>                                |
| 003A7B <sub>H</sub>                              | 003C7B <sub>H</sub>                              | 003E7B <sub>H</sub>                              |                           |              |                |  |
| 003A7C <sub>H</sub>                              | 003C7C <sub>H</sub>                              | 003E7C <sub>H</sub>                              | DLC register 14           | DLCR14       | R/W            | ----XXXX <sub>B</sub>                                |
| 003A7D <sub>H</sub>                              | 003C7D <sub>H</sub>                              | 003E7D <sub>H</sub>                              |                           |              |                |  |
| 003A7E <sub>H</sub>                              | 003C7E <sub>H</sub>                              | 003E7E <sub>H</sub>                              | DLC register 15           | DLCR15       | R/W            | ----XXXX <sub>B</sub>                                |
| 003A7F <sub>H</sub>                              | 003C7F <sub>H</sub>                              | 003E7F <sub>H</sub>                              |                           |              |                |  |
| 003A80 <sub>H</sub><br>to<br>003A87 <sub>H</sub> | 003C80 <sub>H</sub><br>to<br>003C87 <sub>H</sub> | 003E80 <sub>H</sub><br>to<br>003E87 <sub>H</sub> | Data register 0 (8 bytes) | DTR0         | R/W            | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003A88 <sub>H</sub><br>to<br>003A8F <sub>H</sub> | 003C88 <sub>H</sub><br>to<br>003C8F <sub>H</sub> | 003E88 <sub>H</sub><br>to<br>003E8F <sub>H</sub> | Data register 1 (8 bytes) | DTR1         | R/W            | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003A90 <sub>H</sub><br>to<br>003A97 <sub>H</sub> | 003C90 <sub>H</sub><br>to<br>003C97 <sub>H</sub> | 003E90 <sub>H</sub><br>to<br>003E97 <sub>H</sub> | Data register 2 (8 bytes) | DTR2         | R/W            | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003A98 <sub>H</sub><br>to<br>003A9F <sub>H</sub> | 003C98 <sub>H</sub><br>to<br>003C9F <sub>H</sub> | 003E98 <sub>H</sub><br>to<br>003E9F <sub>H</sub> | Data register 3 (8 bytes) | DTR3         | R/W            | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003AA0 <sub>H</sub><br>to<br>003AA7 <sub>H</sub> | 003CA0 <sub>H</sub><br>to<br>003CA7 <sub>H</sub> | 003EA0 <sub>H</sub><br>to<br>003EA7 <sub>H</sub> | Data register 4 (8 bytes) | DTR4         | R/W            | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003AA8 <sub>H</sub><br>to<br>003AAF <sub>H</sub> | 003CA8 <sub>H</sub><br>to<br>003CAF <sub>H</sub> | 003EA8 <sub>H</sub><br>to<br>003EAF <sub>H</sub> | Data register 5 (8 bytes) | DTR5         | R/W            | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003AB0 <sub>H</sub><br>to<br>003AB7 <sub>H</sub> | 003CB0 <sub>H</sub><br>to<br>003CB7 <sub>H</sub> | 003EB0 <sub>H</sub><br>to<br>003EB7 <sub>H</sub> | Data register 6 (8 bytes) | DTR6         | R/W            | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |

(Continued)

# MB90440G Series

(Continued)

| Address  |  |  | Register                   | Abbreviation | Read/<br>Write | Initial Value  |
|--|--|--|----------------------------|--------------|----------------|--|
| CAN0   | CAN1   | CAN2   |                            |              |                |  |
| 003AB8 <sub>H</sub><br>to<br>003ABF <sub>H</sub> | 003CB8 <sub>H</sub><br>to<br>003CBF <sub>H</sub> | 003EB8 <sub>H</sub><br>to<br>003EBF <sub>H</sub> | Data register 7 (8 bytes)  | DTR7         | R/W            | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003AC0 <sub>H</sub><br>to<br>003AC7 <sub>H</sub> | 003CC0 <sub>H</sub><br>to<br>003CC7 <sub>H</sub> | 003EC0 <sub>H</sub><br>to<br>003EC7 <sub>H</sub> | Data register 8 (8 bytes)  | DTR8         | R/W            | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003AC8 <sub>H</sub><br>to<br>003ACF <sub>H</sub> | 003CC8 <sub>H</sub><br>to<br>003CCF <sub>H</sub> | 003EC8 <sub>H</sub><br>to<br>003ECF <sub>H</sub> | Data register 9 (8 bytes)  | DTR9         | R/W            | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003AD0 <sub>H</sub><br>to<br>003AD7 <sub>H</sub> | 003CD0 <sub>H</sub><br>to<br>003CD7 <sub>H</sub> | 003ED0 <sub>H</sub><br>to<br>003ED7 <sub>H</sub> | Data register 10 (8 bytes) | DTR10        | R/W            | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003AD8 <sub>H</sub><br>to<br>003ADF <sub>H</sub> | 003CD8 <sub>H</sub><br>to<br>003CDF <sub>H</sub> | 003ED8 <sub>H</sub><br>to<br>003EDF <sub>H</sub> | Data register 11 (8 bytes) | DTR11        | R/W            | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003AE0 <sub>H</sub><br>to<br>003AE7 <sub>H</sub> | 003CE0 <sub>H</sub><br>to<br>003CE7 <sub>H</sub> | 003EE0 <sub>H</sub><br>to<br>003EE7 <sub>H</sub> | Data register 12 (8 bytes) | DTR12        | R/W            | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003AE8 <sub>H</sub><br>to<br>003AEF <sub>H</sub> | 003CE8 <sub>H</sub><br>to<br>003CEF <sub>H</sub> | 003EE8 <sub>H</sub><br>to<br>003EEF <sub>H</sub> | Data register 13 (8 bytes) | DTR13        | R/W            | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003AF0 <sub>H</sub><br>to<br>003AF7 <sub>H</sub> | 003CF0 <sub>H</sub><br>to<br>003CF7 <sub>H</sub> | 003EF0 <sub>H</sub><br>to<br>003EF7 <sub>H</sub> | Data register 14 (8 bytes) | DTR14        | R/W            | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |
| 003AF8 <sub>H</sub><br>to<br>003AFF <sub>H</sub> | 003CF8 <sub>H</sub><br>to<br>003CFF <sub>H</sub> | 003EF8 <sub>H</sub><br>to<br>003EFF <sub>H</sub> | Data register 15 (8 bytes) | DTR15        | R/W            | XXXXXXXX <sub>B</sub><br>to<br>XXXXXXXX <sub>B</sub> |

# MB90440G Series

## ■ INTERRUPT FACTORS, INTERRUPT VECTORS, INTERRUPT CONTROL REGISTER

| Interrupt cause                      | EI <sup>2</sup> OS support | Interrupt vector |                     | Interrupt control register |                     |
|--------------------------------------|----------------------------|------------------|---------------------|----------------------------|---------------------|
|                                      |                            | Number           | Address             | Number                     | Address             |
| Reset                                | N/A                        | #08              | FFFFDC <sub>H</sub> | —                          | —                   |
| INT9 instruction                     | N/A                        | #09              | FFFFD8 <sub>H</sub> | —                          | —                   |
| Exception processing                 | N/A                        | #10              | FFFFD4 <sub>H</sub> | —                          | —                   |
| CAN 0 Receive                        | N/A                        | #11              | FFFFD0 <sub>H</sub> | ICR00                      | 0000B0 <sub>H</sub> |
| CAN 0 Transmit/Node status           | N/A                        | #12              | FFFFCC <sub>H</sub> |                            |                     |
| CAN 1 Receive                        | N/A                        | #13              | FFFFC8 <sub>H</sub> | ICR01                      | 0000B1 <sub>H</sub> |
| CAN 1 Transmit/Node status           | N/A                        | #14              | FFFFC4 <sub>H</sub> |                            |                     |
| External interrupt (INT0/INT1)       | *1                         | #15              | FFFFC0 <sub>H</sub> | ICR02                      | 0000B2 <sub>H</sub> |
| Timebase timer                       | N/A                        | #16              | FFFFBC <sub>H</sub> |                            |                     |
| 16-bit reload timer 0                | *1                         | #17              | FFFFB8 <sub>H</sub> | ICR03                      | 0000B3 <sub>H</sub> |
| 8/10-bit A/D converter               | *1                         | #18              | FFFFB4 <sub>H</sub> |                            |                     |
| Input/output timer                   | N/A                        | #19              | FFFFB0 <sub>H</sub> | ICR04                      | 0000B4 <sub>H</sub> |
| External interrupt (INT2/INT3)       | *1                         | #20              | FFFFAC <sub>H</sub> |                            |                     |
| Serial I/O                           | *1                         | #21              | FFFFA8 <sub>H</sub> | ICR05                      | 0000B5 <sub>H</sub> |
| 8/16-bit PPG timer 0/1/2/3           | N/A                        | #22              | FFFFA4 <sub>H</sub> |                            |                     |
| Input capture 0                      | *1                         | #23              | FFFFA0 <sub>H</sub> | ICR06                      | 0000B6 <sub>H</sub> |
| External interrupt (INT4/INT5)       | *1                         | #24              | FFFF9C <sub>H</sub> |                            |                     |
| CAN 2 Receive                        | N/A                        | #25              | FFFF98 <sub>H</sub> | ICR07                      | 0000B7 <sub>H</sub> |
| CAN 2 Transmit/Node status           | N/A                        | #26              | FFFF94 <sub>H</sub> |                            |                     |
| External interrupt (INT6/INT7)       | *1                         | #27              | FFFF90 <sub>H</sub> | ICR08                      | 0000B8 <sub>H</sub> |
| Monitoring timer                     | N/A                        | #28              | FFFF8C <sub>H</sub> |                            |                     |
| Input capture 1                      | *1                         | #29              | FFFF88 <sub>H</sub> | ICR09                      | 0000B9 <sub>H</sub> |
| Input capture 2/3                    | *1                         | #30              | FFFF84 <sub>H</sub> |                            |                     |
| 8/16-bit PPG timer 4/5/6/7           | N/A                        | #31              | FFFF80 <sub>H</sub> | ICR10                      | 0000BA <sub>H</sub> |
| Output compare 0                     | *1                         | #32              | FFFF7C <sub>H</sub> |                            |                     |
| Output compare 1                     | *1                         | #33              | FFFF78 <sub>H</sub> | ICR11                      | 0000BB <sub>H</sub> |
| Input capture 4/5                    | *1                         | #34              | FFFF74 <sub>H</sub> |                            |                     |
| Output compare 2/3-input capture 6/7 | *1                         | #35              | FFFF70 <sub>H</sub> | ICR12                      | 0000BC <sub>H</sub> |
| 16-bit reload timer 1                | *1                         | #36              | FFFF6C <sub>H</sub> |                            |                     |
| UART 0 Receive                       | *2                         | #37              | FFFF68 <sub>H</sub> | ICR13                      | 0000BD <sub>H</sub> |
| UART 0 Transmit                      | *1                         | #38              | FFFF64 <sub>H</sub> |                            |                     |
| UART 1 Receive                       | *2                         | #39              | FFFF60 <sub>H</sub> | ICR14                      | 0000BE <sub>H</sub> |
| UART 1 Transmit                      | *1                         | #40              | FFFF5C <sub>H</sub> |                            |                     |

(Continued)

(Continued)

| Interrupt cause                     | EI <sup>2</sup> OS support | Interrupt vector |                     | Interrupt control register |                     |
|-------------------------------------|----------------------------|------------------|---------------------|----------------------------|---------------------|
|                                     |                            | Number           | Address             | Number                     | Address             |
| Flash memory                        | N/A                        | #41              | FFFF58 <sub>H</sub> | ICR15                      | 0000BF <sub>H</sub> |
| Delayed interrupt generation module | N/A                        | #42              | FFFF54 <sub>H</sub> |                            |                     |

\*1 : The interrupt request flag is cleared by the EI<sup>2</sup>OS interrupt clear signal.

\*2 : The interrupt request flag is cleared by the EI<sup>2</sup>OS interrupt clear signal. A stop request is available.

Notes : • N/A : The interrupt request flag is not cleared by the EI<sup>2</sup>OS interrupt clear signal.

- For a peripheral module with two interrupt causes for a single interrupt number, both interrupt request flags are cleared by the EI<sup>2</sup>OS interrupt clear signal.
- At the end of EI<sup>2</sup>OS, the EI<sup>2</sup>OS clear signal will be asserted for all the interrupt flags assigned to the same interrupt number. If one interrupt flag starts the EI<sup>2</sup>OS and in the meantime another interrupt flag is set by hardware event, the later event is lost because the flag is cleared by the EI<sup>2</sup>OS clear signal caused by the first event. So it is recommended not to use the EI<sup>2</sup>OS for this interrupt number.
- If EI<sup>2</sup>OS is enabled, EI<sup>2</sup>OS is initiated when one of the two interrupt signals in the same interrupt control register (ICR) is asserted. This means that different interrupt causes share the same EI<sup>2</sup>OS descriptor which should be unique for each interrupt cause. For this reason, when one interrupt cause uses the EI<sup>2</sup>OS, the other interrupt should be disabled.

# MB90440G Series

## ■ ELECTRICAL CHARACTERISTICS

### 1. Absolute Maximum Ratings

( $V_{SS} = AV_{SS} = 0.0\text{ V}$ )

| Parameter                              | Symbol               | Rating         |                | Unit | Remarks   |
|--|----------------------|----------------|----------------|------|---|
|  |                      | Min            | Max            |      |   |
| Power supply voltage                   | $V_{CC}$             | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V    |   |
|  | $AV_{CC}$            | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V    | $V_{CC} = AV_{CC}^{*1}$                         |
|  | $AVRH, AVRL$         | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V    | $AV_{CC} \geq AVRH / AVRL, AVRH \geq AVRL^{*1}$ |
| Input voltage                          | $V_I$                | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V    | <sup>*2</sup>                                   |
| Output voltage                         | $V_O$                | $V_{SS} - 0.3$ | $V_{SS} + 6.0$ | V    | <sup>*2</sup>                                   |
| Maximum clamp current                  | $I_{CLAMP}$          | - 2.0          | + 2.0          | mA   | <sup>*6</sup>                                   |
| Total maximum clamp current            | $\Sigma  I_{CLAMP} $ | —              | 20             | mA   | <sup>*6</sup>                                   |
| “L” level maximum output current       | $I_{OL}$             | —              | 15             | mA   | <sup>*3</sup>                                   |
| “L” level average output current       | $I_{OLAV}$           | —              | 4              | mA   | <sup>*4</sup>                                   |
| “L” level total maximum output current | $\Sigma I_{OL}$      | —              | 100            | mA   |   |
| “L” level total average output current | $\Sigma I_{OLAV}$    | —              | 50             | mA   | <sup>*5</sup>                                   |
| “H” level maximum output current       | $I_{OH}$             | —              | -15            | mA   | <sup>*3</sup>                                   |
| “H” level average output current       | $I_{OHAV}$           | —              | -4             | mA   | <sup>*4</sup>                                   |
| “H” level total maximum output current | $\Sigma I_{OH}$      | —              | -100           | mA   |   |
| “H” level total average output current | $\Sigma I_{OHAV}$    | —              | -50            | mA   | <sup>*5</sup>                                   |
| Power consumption                      | $P_D$                | —              | 500            | mW   | MB90F443G                                       |
|  |                      | —              | 400            | mW   | MB90F443G (under development)                   |
| Operating temperature                  | $T_A$                | -40            | + 105          | °C   |   |
| Storage temperature                    | $T_{stg}$            | -55            | + 150          | °C   |   |

<sup>\*1</sup> :  $AV_{CC}$ ,  $AVRH$ , and  $AVRL$  shall never exceed  $V_{CC}$ .  $AVRH$ ,  $AVRL$  shall never exceed  $AV_{CC}$ . Also,  $AVRL$  shall never exceed  $AVRH$ .

<sup>\*2</sup> :  $V_I$  and  $V_O$  shall never exceed  $V_{CC} + 0.3\text{ V}$ .  $V_I$  shall never exceed the specified ratings. However if the maximum current to/ from an input is limited by some means with external components, the  $I_{CLAMP}$  rating supersedes the  $V_I$  rating.

<sup>\*3</sup> : Maximum output current specifies the peak value of the corresponding pin.

<sup>\*4</sup> : The average output current specifies the average current of corresponding pins within 100 ms.  
(operation current  $\times$  operation rate = average value)

<sup>\*5</sup> : The total average output current specifies the average current of all corresponding pins within 100 ms.  
(operation current  $\times$  operation rate = average value)


<sup>\*6</sup> : • Applicable to pins : P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, PA0

- Use within recommended operating conditions.
- Use at DC voltage (current) .

(Continued)

(Continued)

- The +B signal should always be applied with a limiting resistance placed between the +B signal and the microcontroller.
- The value of the limiting resistance should be set so that +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V<sub>CC</sub> pin, and this may affect other devices.
- Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V) , the power supply is provided from the pins, so that incomplete operation may result.
- Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting supply voltage may not be sufficient to operate the power-on reset.
- Care must be taken not to leave the +B input pin open.
- Note that analog system input/output pins other than the A/D input pins (LCD drive pins, comparator input pins, etc.) cannot accept +B signal input.
- Sample recommended circuits.



**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

# MB90440G Series

## 2. Recommended Operating Conditions

( $V_{SS} = AV_{SS} = 0.0\text{ V}$ )

| Parameter             | Symbol            | Value |     |      | Unit               | Remarks                                      |
|-----------------------|-------------------|-------|-----|------|--------------------|--|
|                       |                   | Min   | Typ | Max  |                    |  |
| Power supply voltage  | $V_{CC}, AV_{CC}$ | 4.5   | 5.0 | 5.5  | V                  | Under normal operation                       |
|                       |                   | 3.0   | —   | 5.5  | V                  | Retains status at the time of operation stop |
| Smoothing capacitor   | $C_S$             | 0.022 | 0.1 | 1.0  | $\mu\text{F}$      | *  |
| Operating temperature | $T_A$             | -40   | —   | +105 | $^{\circ}\text{C}$ |  |


\* : Use a ceramic capacitor or capacitor of better AC characteristics. Capacitor at the  $V_{CC}$  should be greater than this capacitor.

**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

### • C pin connection circuit



## 3. DC Characteristics

( $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C}$  to  $+105\text{ }^\circ\text{C}$ )

| Parameter          | Symbol    | Pin                       | Condition  | Value          |     |                | Unit          | Remarks |
|--------------------|-----------|---------------------------|--|----------------|-----|----------------|---------------|---------|
|                    |           |                           |  | Min            | Typ | Max            |               |         |
| Input H voltage    | $V_{IHS}$ | CMOS Hysteresis input pin | —  | $0.8 V_{CC}$   | —   | $V_{CC} + 0.3$ | V             |         |
|                    | $V_{IHA}$ | AUTOMOTIVE input pin      | —  | $0.8 V_{CC}$   | —   | —              | V             |         |
|                    | $V_{IH}$  | TTL input pin             | —  | 2.0            | —   | —              | V             |         |
|                    | $V_{IHM}$ | MD input pin              | —  | $V_{CC} - 0.3$ | —   | $V_{CC} + 0.3$ | V             |         |
| Input L voltage    | $V_{ILS}$ | CMOS Hysteresis input pin | —  | $V_{SS} - 0.3$ | —   | $0.2 V_{CC}$   | V             |         |
|                    | $V_{ILA}$ | AUTOMOTIVE input pin      | —  | —              | —   | $0.5 V_{CC}$   | V             |         |
|                    | $V_{IL}$  | TTL input pin             | —  | —              | —   | 0.8            | V             |         |
|                    | $V_{ILM}$ | MD input pin              | —  | $V_{SS} - 0.3$ | —   | $V_{SS} + 0.3$ | V             |         |
| Output H voltage   | $V_{OH}$  | All output pins           | $V_{CC} = 4.5\text{ V}$ ,<br>$I_{OH} = -4.0\text{ mA}$ | $V_{CC} - 0.5$ | —   | —              | V             |         |
| Output L voltage   | $V_{OL}$  | All output pins           | $V_{CC} = 4.5\text{ V}$ ,<br>$I_{OL} = 4.0\text{ mA}$  | —              | —   | 0.4            | V             |         |
| Input leak current | $I_{IL}$  | —                         | $V_{CC} = 5.5\text{ V}$ ,<br>$V_{SS} < V_i < V_{CC}$   | -5             | —   | +5             | $\mu\text{A}$ |         |

(Continued)

# MB90440G Series

(Continued)

( $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C}$  to  $+105\text{ }^\circ\text{C}$ )

| Parameter               | Symbol                                 | Pin   | Condition  | Value |     |      | Unit      | Remarks                              |
|-------------------------|--|---|--|-------|-----|------|-----------|--------------------------------------|
|                         |  |   |  | Min   | Typ | Max  |           |                                      |
| Power supply current*   | I <sub>CC</sub>                        | V <sub>CC</sub>   | V <sub>CC</sub> = 5.0 V<br>Internal frequency : 16 MHz,<br>At normal operating                                 | —     | 45  | 60   | mA        |                                      |
|                         |  |   | V <sub>CC</sub> = 5.0 V<br>Internal frequency : 16 MHz,<br>At flash programming /<br>erasing                   | —     | 50  | 70   | mA        |                                      |
|                         | I <sub>CCS</sub>                       |   | V <sub>CC</sub> = 5.0 V<br>Internal frequency : 16 MHz,<br>At sleep  | —     | 13  | 22   | mA        |                                      |
|                         | I <sub>CCL</sub>                       |   | V <sub>CC</sub> = 5.0 V<br>Internal frequency : 8 kHz,<br>At sub operation<br>T <sub>A</sub> = + 25 °C         | —     | 50  | 100  | μA        | MB90443G<br>(under devel-<br>opment) |
|                         |  |   | —  | 300   | 500 | μA   | MB90F443G |                                      |
|                         | I <sub>CCLS</sub>                      |   | V <sub>CC</sub> = 5.0 V<br>Internal frequency : 8 kHz,<br>At sub sleep<br>T <sub>A</sub> = + 25 °C             | —     | 15  | 40   | μA        |                                      |
|                         | I <sub>CC T</sub>                      |   | V <sub>CC</sub> = 5.0 V<br>Internal frequency : 8 kHz,<br>At watch mode<br>T <sub>A</sub> = + 25 °C            | —     | 7   | 25   | μA        |                                      |
|                         | I <sub>CC TS</sub>                     |   | V <sub>CC</sub> = 5.0 V<br>Internal frequency : 2 MHz,<br>At timer base timer mode<br>T <sub>A</sub> = + 25 °C | —     | 600 | 1200 | μA        |                                      |
| I <sub>CC H</sub>       | At stop mode, T <sub>A</sub> = + 25 °C | —   | 5  | 20    | μA  |      |           |                                      |
| Input capacity          | C <sub>IN</sub>                        | Other than<br>AV <sub>CC</sub> , AV <sub>SS</sub> ,<br>AVRH,<br>AVRL, C,<br>V <sub>CC</sub> , V <sub>SS</sub> | —  | 10    | 15  | pF   |           |                                      |
| Pull-up<br>resistance   | R <sub>UP</sub>                        | P00 to P07,<br>P10 to P17,<br>P20 to P27,<br>P30 to P37,<br>$\overline{\text{RST}}$                           | —  | 25    | 50  | 100  | kΩ        |                                      |
| Pull-down<br>resistance | R <sub>DOWN</sub>                      | MD2   | —  | 25    | 50  | 100  | kΩ        |                                      |

\* : The power supply current is measured with an external clock.


## 4. AC Characteristics

### (1) Clock Timing

( $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C}$  to  $+105\text{ }^\circ\text{C}$ )

| Parameter                           | Symbol             | Pin      | Value |        |     | Unit          | Remarks                         |
|-------------------------------------|--------------------|----------|-------|--------|-----|---------------|---------------------------------|
|                                     |                    |          | Min   | Typ    | Max |               |                                 |
| Clock frequency                     | $f_C$              | X0, X1   | 3     | —      | 16  | MHz           |                                 |
|                                     | $f_{CL}$           | X0A, X1A | —     | 32.768 | —   | kHz           |                                 |
| Clock cycle time                    | $t_{CYL}$          | X0, X1   | 62.5  | —      | 333 | ns            |                                 |
|                                     | $t_{LCYL}$         | X0A, X1A | —     | 30.5   | —   | $\mu\text{s}$ |                                 |
| Input clock pulse width             | $P_{WH}, P_{WL}$   | X0       | 10    | —      | —   | ns            | Duty ratio is about 30% to 70%. |
|                                     | $P_{WLH}, P_{WLL}$ | X0A      | —     | 15.2   | —   | $\mu\text{s}$ |                                 |
| Input clock rise and fall time      | $t_{CR}, t_{CF}$   | X0       | —     | —      | 5   | ns            | When using external clock       |
| Internal operating clock frequency  | $f_{CP}$           | —        | 1.5   | —      | 16  | MHz           | When using main clock           |
|                                     | $f_{LCP}$          | —        | —     | 8.192  | —   | kHz           | When using sub-clock            |
| Internal operating clock cycle time | $t_{CP}$           | —        | 62.5  | —      | 666 | ns            | When using main clock           |
|                                     | $t_{LCP}$          | —        | —     | 122.1  | —   | $\mu\text{s}$ | When using sub-clock            |


#### • Clock Timing




# MB90440G Series

- **Guaranteed PLL operation range**

Relationship between internal operation clock frequency and power supply voltage




Relationship between oscillation frequency and internal operating clock frequency




The AC ratings are measured for the following measurement reference voltages.

- **Input signal waveform**

CMOS Hysteresis Input Pin



TTL Input Pin




AUTOMOTIVE Input Pin



- **Output signal waveform**


Output Pin



**(2) Clock Output Timing**

( $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C}$  to  $+105\text{ }^\circ\text{C}$ )

| Parameter                                   | Symbol     | Pin | Condition                      | Value |     | Unit | Remarks |
|---|------------|-----|--------------------------------|-------|-----|------|---------|
|   |            |     |                                | Min   | Max |      |         |
| Cycle time                                  | $t_{CYC}$  | CLK | $V_{CC} = 5\text{ V} \pm 10\%$ | 62.5  | —   | ns   |         |
| CLK $\uparrow \rightarrow$ CLK $\downarrow$ | $t_{CHCL}$ |     |                                | 20    | —   | ns   |         |



# MB90440G Series


## (3) Reset Input Timing and Hardware Stand-by Input Timing

( $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C}$  to  $+105\text{ }^\circ\text{C}$ )


| Parameter        | Symbol     | Pin              | Value   |     | Unit | Remarks   |
|------------------|------------|------------------|---|-----|------|---|
|                  |            |                  | Min   | Max |      |   |
| Reset input time | $t_{RSTL}$ | $\overline{RST}$ | 16 $t_{CP}$   | —   | ns   | Under normal operation  |
|                  |            |                  | Oscillation time of oscillator +<br>100 $\mu\text{s}$ + 16 $t_{CP}$ | —   | —    | In stop mode,<br>watch mode,<br>sub-clock mode,<br>sub-sleep mode |

- Note:
- Oscillator oscillation time is the time that amplitude reached 90%. For a crystal oscillator, the oscillation time is between several ms to tens of ms; for a FAR/ceramic oscillator, the oscillation time is between hundreds of  $\mu\text{s}$  to several ms, and for an external clock the oscillation time is 0 ms.
  - Any reset can not fully initialize the Flash Memory if it is performing the automatic algorithm.

### • Under normal operation :



### • In stop mode :



## (4) Power-on Reset


( $V_{CC} = 5.0\text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C}$  to  $+105\text{ }^\circ\text{C}$ )

| Parameter                 | Symbol    | Pin      | Condition | Value |     | Unit | Remarks                    |
|---------------------------|-----------|----------|-----------|-------|-----|------|----------------------------|
|                           |           |          |           | Min   | Max |      |                            |
| Power supply rising time  | $t_R$     | $V_{CC}$ | —         | 0.05  | 30  | ms   | *                          |
| Power supply cut-off time | $t_{OFF}$ | $V_{CC}$ |           | 50    | —   | ms   | Due to repeated operations |

\* :  $V_{CC}$  must be kept lower than 0.2 V before power-on.

Note : The above values are used for causing a power-on reset.

Some registers in the device are initialized only upon a power-on reset. To initialize these registers, turn the power supply on using the above values.



Sudden changes in the power supply voltage may cause a power on reset. We recommend to raise the voltage smoothly to suppress fluctuation during operation, as shown in the figure below. Perform while not using the PLL clock. However, if voltage drops are within 1 V/s, you can operate while using the PLL clock.




# MB90440G Series

## (5) Bus Timing (Read)

( $V_{CC} = 4.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$ )

| Parameter                              | Symbol     | Pin   | Value               |                     | Unit | Remarks |
|--|------------|---|---------------------|---------------------|------|---------|
|  |            |   | Min                 | Max                 |      |         |
| ALE pulse width                        | $t_{LHLL}$ | ALE   | $t_{CP} / 2 - 20$   | —                   | ns   |         |
| Valid address → ALE ↓ time             | $t_{AVLL}$ | ALE, A16 to A23,<br>AD00 to AD15                | $t_{CP} / 2 - 20$   | —                   | ns   |         |
| ALE ↓ → Address valid time             | $t_{LLAX}$ | ALE,<br>AD00 to AD15                            | $t_{CP} / 2 - 15$   | —                   | ns   |         |
| Valid address → $\overline{RD}$ ↓ time | $t_{AVRL}$ | A16 to A23,<br>AD00 to AD15,<br>$\overline{RD}$ | $t_{CP} - 15$       | —                   | ns   |         |
| Valid address → Valid data input       | $t_{AVDV}$ | A16 to A23,<br>AD00 to AD15                     | —                   | $5 t_{CP} / 2 - 60$ | ns   |         |
| $\overline{RD}$ pulse width            | $t_{RLRH}$ | $\overline{RD}$                                 | $3 t_{CP} / 2 - 20$ | —                   | ns   |         |
| $\overline{RD}$ ↓ → Valid data input   | $t_{RLDV}$ | $\overline{RD}$ ,<br>AD00 to AD15               | —                   | $3 t_{CP} / 2 - 60$ | ns   |         |
| $\overline{RD}$ ↑ → Data hold time     | $t_{RHDX}$ | $\overline{RD}$ ,<br>AD00 to AD15               | 0                   | —                   | ns   |         |
| $\overline{RD}$ ↓ → ALE ↑ time         | $t_{RHLH}$ | $\overline{RD}$ , ALE                           | $t_{CP} / 2 - 15$   | —                   | ns   |         |
| $\overline{RD}$ ↑ → Address valid time | $t_{RHAX}$ | $\overline{RD}$ , A16 to A23                    | $t_{CP} / 2 - 10$   | —                   | ns   |         |
| Valid address → CLK ↑ time             | $t_{AVCH}$ | A16 to A23,<br>AD00 to AD15,<br>CLK             | $t_{CP} / 2 - 20$   | —                   | ns   |         |
| $\overline{RD}$ ↓ → CLK ↑ time         | $t_{RLCH}$ | $\overline{RD}$ , CLK                           | $t_{CP} / 2 - 20$   | —                   | ns   |         |
| ALE ↓ → $\overline{RD}$ ↓ time         | $t_{LLRL}$ | ALE, $\overline{RD}$                            | $t_{CP} / 2 - 15$   | —                   | ns   |         |

• Bus Timing (Read)




# MB90440G Series

## (6) Bus Timing (Write)

( $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

| Parameter  | Symbol     | Pin  | Value               |     | Unit | Remarks |
|--|------------|--|---------------------|-----|------|---------|
|  |            |  | Min                 | Max |      |         |
| Valid address $\rightarrow \overline{\text{WR}} \downarrow$ time   | $t_{AVWL}$ | A16 to A23,<br>AD00 to AD15,<br>$\overline{\text{WR}}$ | $t_{CP} - 15$       | —   | ns   |         |
| $\overline{\text{WR}}$ pulse width                                 | $t_{WLWH}$ | $\overline{\text{WR}}$                                 | $3 t_{CP} / 2 - 20$ | —   | ns   |         |
| Valid data output $\rightarrow \overline{\text{WR}} \uparrow$ time | $t_{DVWH}$ | AD00 to AD15,<br>$\overline{\text{WR}}$                | $3 t_{CP} / 2 - 20$ | —   | ns   |         |
| $\overline{\text{WR}} \uparrow \rightarrow$ Data hold time         | $t_{WHDX}$ | AD00 to AD15,<br>$\overline{\text{WR}}$                | 20                  | —   | ns   |         |
| $\overline{\text{WR}} \uparrow \rightarrow$ Address valid time     | $t_{WHAX}$ | A16 to A23, $\overline{\text{WR}}$                     | $t_{CP} / 2 - 10$   | —   | ns   |         |
| $\overline{\text{WR}} \uparrow \rightarrow$ ALE $\uparrow$ time    | $t_{WHLH}$ | $\overline{\text{WR}}$ , ALE                           | $t_{CP} / 2 - 15$   | —   | ns   |         |
| $\overline{\text{WR}} \downarrow \rightarrow$ CLK $\uparrow$ time  | $t_{WLCH}$ | $\overline{\text{WR}}$ , CLK                           | $t_{CP} / 2 - 20$   | —   | ns   |         |

### • Bus Timing (Write)




## (7) Ready Input Timing

( $V_{CC} = 4.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C to }+105\text{ }^\circ\text{C}$ )

| Parameter      | Symbol     | Pin | Value |     | Unit | Remarks |
|----------------|------------|-----|-------|-----|------|---------|
|                |            |     | Min   | Max |      |         |
| RDY setup time | $t_{RYHS}$ | RDY | 45    | —   | ns   |         |
| RDY hold time  | $t_{RYHH}$ | RDY | 0     | —   | ns   |         |

Note : If the RDY setup time is insufficient, use the auto-ready function.



# MB90440G Series


## (8) Hold Timing

( $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $T_A = -40 \text{ }^\circ\text{C to } +105 \text{ }^\circ\text{C}$ )

| Parameter  | Symbol     | Pin                     | Value    |            | Unit | Remarks |
|--|------------|-------------------------|----------|------------|------|---------|
|  |            |                         | Min      | Max        |      |         |
| Pin floating $\rightarrow \overline{\text{HAK}} \downarrow$ time | $t_{XHAL}$ | $\overline{\text{HAK}}$ | 30       | $t_{CP}$   | ns   |         |
| $\overline{\text{HAK}} \uparrow \rightarrow$ Pin valid time      | $t_{HAHV}$ | $\overline{\text{HAK}}$ | $t_{CP}$ | $2 t_{CP}$ | ns   |         |

Note : More than 1 machine cycle is needed before  $\overline{\text{HAK}}$  changes after HRQ pin is fetched.

### • Hold Timing



## (9) UART0/1, Serial I/O Timing

( $V_{CC} = 4.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C to }+105\text{ }^\circ\text{C}$ )


| Parameter                    | Symbol     | Pin                        | Condition  | Value      |     | Unit | Remarks |
|------------------------------|------------|----------------------------|--|------------|-----|------|---------|
|                              |            |                            |  | Min        | Max |      |         |
| Serial clock cycle time      | $t_{SCYC}$ | SCK0 to SCK2               | An output pin of internal sift clock mode<br>$C_L = 80\text{ pF} + 1\text{ TTL}$ . | 8 $t_{CP}$ | —   | ns   |         |
| SCK ↓ → SOT delay time       | $t_{SLOV}$ | SCK0 to SCK2, SOT0 to SOT2 |  | -80        | +80 | ns   |         |
| Valid SIN → SCK ↑            | $t_{VSH}$  | SCK0 to SCK2, SIN0 to SIN2 |  | 100        | —   | ns   |         |
| SCK ↑ → valid SIN hold time  | $t_{SHIX}$ | SCK0 to SCK2, SIN0 to SIN2 |  | 60         | —   | ns   |         |
| Serial clock "H" pulse width | $t_{SHSL}$ | SCK0 to SCK2               | An output pin of external sift clock mode<br>$C_L = 80\text{ pF} + 1\text{ TTL}$ . | 4 $t_{CP}$ | —   | ns   |         |
| Serial clock "L" pulse width | $t_{SLSH}$ | SCK0 to SCK2               |  | 4 $t_{CP}$ | —   | ns   |         |
| SCK ↓ → SOT delay time       | $t_{SLOV}$ | SCK0 to SCK2, SOT0 to SOT2 |  | —          | 150 | ns   |         |
| Valid SIN → SCK ↑            | $t_{VSH}$  | SCK0 to SCK2, SIN0 to SIN2 |  | 60         | —   | ns   |         |
| SCK ↑ → valid SIN hold time  | $t_{SHIX}$ | SCK0 to SCK2, SIN0 to SIN2 |  | 60         | —   | ns   |         |

Notes : • AC ratings in CLK synchronous mode.


- $C_L$  is load capacitance value connected to pins when testing.

# MB90440G Series

## • Internal Shift Clock Mode



## • External Shift Clock Mode




**(10) Timer Related Resource Input Timing**

( $V_{CC} = 4.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C to }+105\text{ }^\circ\text{C}$ )

| Parameter         | Symbol    | Pin        | Condition | Value      |     | Unit | Remarks |
|-------------------|-----------|------------|-----------|------------|-----|------|---------|
|                   |           |            |           | Min        | Max |      |         |
| Input pulse width | $t_{IWH}$ | TIN0, TIN1 | —         | 4 $t_{CP}$ | —   | ns   |         |
|                   | $t_{IWL}$ | IN0 to IN7 |           |            |     |      |         |

**• Timer Input Timing**




# MB90440G Series

## (11) Timer Related Resource Output Timing

( $V_{CC} = 4.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C to }+105\text{ }^\circ\text{C}$ )

| Parameter  | Symbol   | Pin                        | Condition | Value |     | Unit | Remarks |
|--|----------|----------------------------|-----------|-------|-----|------|---------|
|  |          |                            |           | Min   | Max |      |         |
| CLK $\uparrow \rightarrow T_{OUT}$ transition time | $t_{ro}$ | TOT0 to TOT1, PPG0 to PPG3 | —         | 30    | —   | ns   |         |

### • Timer Output Timing




## (12) Trigger Input Timing

( $V_{CC} = 4.5\text{ V to }5.5\text{ V}$ ,  $V_{SS} = 0.0\text{ V}$ ,  $T_A = -40\text{ }^\circ\text{C to }+105\text{ }^\circ\text{C}$ )

| Parameter         | Symbol     | Pin                | Condition | Value      |     | Unit          | Remarks          |
|-------------------|------------|--------------------|-----------|------------|-----|---------------|------------------|
|                   |            |                    |           | Min        | Max |               |                  |
| Input pulse width | $t_{TRGH}$ | INT0 to INT7, ADTG | —         | $5 t_{CP}$ | —   | ns            | normal operation |
|                   | $t_{TRGL}$ |                    |           | 1          | —   | $\mu\text{s}$ | stop mode        |

### • Trigger Input Timing



## 5. A/D Converter

- Electrical Characteristics

( $V_{CC} = AV_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $3.0 \text{ V} \leq AVRH - AVRL$ ,  $T_A = -40 \text{ }^\circ\text{C}$  to  $+105 \text{ }^\circ\text{C}$ )


| Parameter                        | Symbol    | Pin        | Value                    |                          |                          | Unit          | Remarks                            |
|----------------------------------|-----------|------------|--------------------------|--------------------------|--------------------------|---------------|------------------------------------|
|                                  |           |            | Min                      | Typ                      | Max                      |               |                                    |
| Resolution                       | —         | —          | —                        | —                        | 10                       | bit           |                                    |
| Total error                      | —         | —          | —                        | —                        | $\pm 5.0$                | LSB           |                                    |
| Nonlinearity error               | —         | —          | —                        | —                        | $\pm 2.5$                | LSB           |                                    |
| Differential linearity error     | —         | —          | —                        | —                        | $\pm 1.9$                | LSB           |                                    |
| Zero transition voltage          | $V_{OT}$  | AN0 to AN7 | $AVRL - 3.5 \text{ LSB}$ | $AVRL + 0.5 \text{ LSB}$ | $AVRL + 4.5 \text{ LSB}$ | V             | 1 LSB = $(AVRH - AVRL) / 1024$ [V] |
| Full scale transition voltage    | $V_{FST}$ | AN0 to AN7 | $AVRH - 6.5 \text{ LSB}$ | $AVRH - 1.5 \text{ LSB}$ | $AVRH + 1.5 \text{ LSB}$ | V             |                                    |
| Compare time                     | —         | —          | 66 $t_{CP}$              | —                        | —                        | ns            | Machine clock of 16 MHz            |
| Sampling time                    | —         | —          | 32 $t_{CP}$              | —                        | —                        | ns            |                                    |
| Analog port input current        | $I_{AIN}$ | AN0 to AN7 | —                        | —                        | 10                       | $\mu\text{A}$ |                                    |
| Analog input voltage             | $V_{AIN}$ | AN0 to AN7 | AVRL                     | —                        | AVRH                     | V             |                                    |
| Reference voltage                | —         | AVRH       | $AVRL + 2.7 \text{ LSB}$ | —                        | $AV_{CC}$                | V             |                                    |
|                                  | —         | AVRL       | 0                        | —                        | $AVRH - 2.7 \text{ LSB}$ | V             |                                    |
| Power supply current             | $I_A$     | $AV_{CC}$  | —                        | 2                        | 6                        | mA            |                                    |
|                                  | $I_{AH}$  | $AV_{CC}$  | —                        | —                        | 5                        | $\mu\text{A}$ | *                                  |
| Reference voltage supply current | $I_R$     | AVRH       | —                        | 0.9                      | 1.3                      | mA            |                                    |
|                                  | $I_{RH}$  | AVRH       | —                        | —                        | 5                        | $\mu\text{A}$ | *                                  |
| Offset between channels          | —         | AN0 to AN7 | —                        | —                        | 4                        | LSB           |                                    |

\* : Specifies the power supply current ( $V_{CC} = AV_{CC} = AVRH = 5.0 \text{ V}$ ) when the A/D converter is inactive and the CPU has been stopped.

# MB90440G Series

## • A/D Converter Glossary

- Resolution : Analog changes that are identifiable with the A/D converter
- Linearity error : The deviation of the straight line connecting the zero transition point (“00 0000 0000” to “00 0000 0001”) with the full-scale transition point (“11 1111 1110” to “11 1111 1111”) from actual conversion characteristics.
- Differential linearity error : The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value.
- Total error : The difference between the actual value and the theoretical value, which includes zero-transition error/full-scale transition error, and linearity error.



$$\text{Total error of digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + 0.5 \text{ LSB}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$1 \text{ LSB} = (\text{theoretical value}) \frac{AVRH - AVRL}{1024} \text{ [V]}$$



$$V_{OT} (\text{theoretical value}) = AVRL + 0.5 \text{ LSB [V]}$$

$$V_{FST} (\text{theoretical value}) = AVRH - 1.5 \text{ LSB [V]}$$

$V_{NT}$  : The voltage at a transition of digital output from  $(N - 1)$  to  $N$ .

(Continued)

(Continued)



$$\text{Linearity error of digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + V_{OT}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$\text{Differential linearity error of digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1 \text{ LSB [LSB]}$$

$$1 \text{ LSB} = \frac{V_{FST} - V_{OT}}{1022} \text{ [V]}$$


$V_{OT}$  : Voltage at transition of digital output 000<sub>H</sub> to 001<sub>H</sub>.

$V_{FST}$  : Voltage at transition of digital output 3FE<sub>H</sub> to 3FF<sub>H</sub>.




## EXAMPLE CHARACTERISTICS

- "H" Level Output Voltage







- "L" Level Output Voltage



# MB90440G Series

- Power Supply Current (FLASH)



# MB90440G Series

## ■ ORDERING INFORMATION


| Part number                                   | Package                               | Remarks        |
|---|---------------------------------------|----------------|
| MB90443GPF (under development)<br>MB90F443GPF | 100-pin Plastic QFP<br>(FPT-100P-M06) |                |
| MB90V440GCR                                   | 256-pin Ceramic PGA<br>(PGA-256C-A01) | For evaluation |

# MB90440G Series

## PACKAGE DIMENSIONS

100-pin Plastic QFP  
(FPT-100P-M06)

Note : Pins width and pins thickness include plating thickness.



© 2001 FUJITSU LIMITED F100008S-c-4-4

Dimensions in mm (inches)

## FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0204

© FUJITSU LIMITED Printed in Japan