


**IRFR48ZPbF**  
**IRFU48ZPbF**

### Features

- Advanced Process Technology
- Ultra Low On-Resistance
- 175°C Operating Temperature
- Fast Switching
- Repetitive Avalanche Allowed up to Tjmax
- Lead-Free

### Description

Specifically designed for Automotive applications, this HEXFET® Power MOSFET utilizes the latest processing techniques to achieve extremely low on-resistance per silicon area. Additional features of this design are a 175°C junction operating temperature, fast switching speed and improved repetitive avalanche rating . These features combine to make this design an extremely efficient and reliable device for use in Automotive applications and a wide variety of other applications.



### Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ (Silicon Limited)	62	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	44	
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ (Package Limited)	42	
$I_{DM}$	Pulsed Drain Current ①	250	
$P_D @ T_C = 25^\circ C$	Power Dissipation	91	W
	Linear Derating Factor	0.61	W/°C
$V_{GS}$	Gate-to-Source Voltage	± 20	V
$E_{AS}$ (Thermally limited)	Single Pulse Avalanche Energy ②	74	mJ
$E_{AS}$ (Tested )	Single Pulse Avalanche Energy Tested Value ⑥	110	
$I_{AR}$	Avalanche Current ①	See Fig.12a, 12b, 15, 16	A
$E_{AR}$	Repetitive Avalanche Energy ⑤		mJ
$T_J$	Operating Junction and	-55 to + 175	°C
$T_{STG}$	Storage Temperature Range		
	Soldering Temperature, for 10 seconds		
	Mounting Torque, 6-32 or M3 screw	300 (1.6mm from case )	
		10 lbf•in (1.1N•m)	

### Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{θJC}$	Junction-to-Case ⑧	---	1.64	°C/W
$R_{θJA}$	Junction-to-Ambient (PCB mount) ⑦⑧	---	40	
$R_{θJA}$	Junction-to-Ambient ⑧	---	110	

HEXFET® is a registered trademark of International Rectifier.

[www.irf.com](http://www.irf.com)


1

12/20/04


# IRFR/U48ZPbF


International  
Rectifier

## Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)


	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	55	—	—	V	$V_{GS} = 0\text{V}, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.054	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance	—	8.86	11	$\text{m}\Omega$	$V_{GS} = 10\text{V}, I_D = 37\text{A}$ ③
$V_{GS(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 50\mu\text{A}$
$g_{fs}$	Forward Transconductance	120	—	—	S	$V_{DS} = 25\text{V}, I_D = 37\text{A}$
$I_{DSS}$	Drain-to-Source Leakage Current	—	—	20	$\mu\text{A}$	$V_{DS} = 55\text{V}, V_{GS} = 0\text{V}$
		—	—	250	$\mu\text{A}$	$V_{DS} = 55\text{V}, V_{GS} = 0\text{V}, T_J = 125^\circ\text{C}$
$I_{GSS}$	Gate-to-Source Forward Leakage	—	—	200	nA	$V_{GS} = 20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-200	nA	$V_{GS} = -20\text{V}$
$Q_g$	Total Gate Charge	—	40	60	nC	$I_D = 37\text{A}$
$Q_{gs}$	Gate-to-Source Charge	—	11	—		$V_{DS} = 44\text{V}$
$Q_{gd}$	Gate-to-Drain ("Miller") Charge	—	15	—		$V_{GS} = 10\text{V}$ ③
$t_{d(on)}$	Turn-On Delay Time	—	15	—	ns	$V_{DD} = 28\text{V}$
$t_r$	Rise Time	—	61	—		$I_D = 37\text{A}$
$t_{d(off)}$	Turn-Off Delay Time	—	40	—		$R_G = 12 \Omega$
$t_f$	Fall Time	—	35	—		$V_{GS} = 10\text{V}$ ③
$L_D$	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact
$L_S$	Internal Source Inductance	—	7.5	—		
$C_{iss}$	Input Capacitance	—	1720	—	pF	$V_{GS} = 0\text{V}$
$C_{oss}$	Output Capacitance	—	290	—		$V_{DS} = 25\text{V}$
$C_{rss}$	Reverse Transfer Capacitance	—	160	—		$f = 1.0\text{MHz}$
$C_{oss}$	Output Capacitance	—	1000	—		$V_{GS} = 0\text{V}, V_{DS} = 1.0\text{V}, f = 1.0\text{MHz}$
$C_{oss}$	Output Capacitance	—	230	—		$V_{GS} = 0\text{V}, V_{DS} = 44\text{V}, f = 1.0\text{MHz}$
$C_{oss \text{ eff.}}$	Effective Output Capacitance	—	360	—		$V_{GS} = 0\text{V}, V_{DS} = 0\text{V to } 44\text{V}$ ④

## Source-Drain Ratings and Characteristics


	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	37	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{SM}$	Pulsed Source Current (Body Diode) ①	—	—	250		
$V_{SD}$	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_S = 37\text{A}, V_{GS} = 0\text{V}$ ③
$t_{rr}$	Reverse Recovery Time	—	20	40	ns	$T_J = 25^\circ\text{C}, I_F = 37\text{A}, V_{DD} = 28\text{V}$
$Q_{rr}$	Reverse Recovery Charge	—	14	28	nC	$dI/dt = 100\text{A}/\mu\text{s}$ ③
$t_{on}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $LS+LD$ )				




**Fig 1.** Typical Output Characteristics



**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Typical Forward Transconductance vs. Drain Current

# IRFR/U48ZPbF


International  
Rectifier




**Fig 5.** Typical Capacitance vs.  
Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge vs.  
Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode  
Forward Voltage




**Fig 8.** Maximum Safe Operating Area



**Fig 9.** Maximum Drain Current vs.  
Case Temperature




**Fig 10.** Normalized On-Resistance  
vs. Temperature




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case

# IRFR/U48ZPbF


International  
**IR** Rectifier




**Fig 12a.** Unclamped Inductive Test Circuit



**Fig 12b.** Unclamped Inductive Waveforms




**Fig 13a.** Basic Gate Charge Waveform




**Fig 13b.** Gate Charge Test Circuit

6




**Fig 12c.** Maximum Avalanche Energy vs. Drain Current




**Fig 14.** Threshold Voltage vs. Temperature

[www.irf.com](http://www.irf.com)



**Fig 15.** Typical Avalanche Current vs.Pulsewidth



**Fig 16.** Maximum Avalanche Energy vs. Temperature

[www.irf.com](http://www.irf.com)


**Notes on Repetitive Avalanche Curves , Figures 15, 16:  
 (For further info, see AN-1005 at [www.irf.com](http://www.irf.com))**

1. Avalanche failures assumption:  
 Purely a thermal phenomenon and failure occurs at a temperature far in excess of  $T_{jmax}$ . This is validated for every part type.
  2. Safe operation in Avalanche is allowed as long as  $T_{jmax}$  is not exceeded.
  3. Equation below based on circuit and waveforms shown in Figures 12a, 12b.
  4.  $P_{D(ave)}$  = Average power dissipation per single avalanche pulse.
  5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
  6.  $I_{av}$  = Allowable avalanche current.
  7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as  $25^\circ\text{C}$  in Figure 15, 16).
- $t_{av}$  = Average time in avalanche.  
 $D$  = Duty cycle in avalanche =  $t_{av} \cdot f$   
 $Z_{thJC}(D, t_{av})$  = Transient thermal resistance, see figure 11)


$$P_{D(ave)} = 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$$

$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$


$$E_{AS(AR)} = P_{D(ave)} \cdot t_{av}$$



**Fig 17.** Peak Diode Recovery  $dv/dt$  Test Circuit for N-Channel HEXFET® Power MOSFETs




**Fig 18a.** Switching Time Test Circuit



**Fig 18b.** Switching Time Waveforms


## D-Pak (TO-252AA) Package Outline




## D-Pak (TO-252AA) Part Marking Information

EXAMPLE: THIS IS AN IRFR120  
 WITH ASSEMBLY  
 LOT CODE 1234  
 ASSEMBLED ON WV 16, 1999  
 IN THE ASSEMBLY LINE "A"


Note: "P" in assembly line position  
 indicates "Lead-Free"



OR




## I-Pak (TO-251AA) Package Outline




## I-Pak (TO-251AA) Part Marking Information

EXAMPLE: THIS IS AN IRFU120  
WITH ASSEMBLY  
LOT CODE 5678  
ASSEMBLED ON WW 19, 1999  
IN THE ASSEMBLY LINE "A"

Note: "P" in assembly line  
position indicates "Lead-Free"




OR




## D-Pak (TO-252AA) Tape & Reel Information

Dimensions are shown in millimeters



NOTES :

1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS ( INCHES ).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES :

1. OUTLINE CONFORMS TO EIA-481.

**Notes:**

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11).
- ② Limited by  $T_{Jmax}$ , starting  $T_J = 25^\circ C$ ,  $L = 0.11mH$   $R_G = 25\Omega$ ,  $I_{AS} = 37A$ ,  $V_{GS} = 10V$ . Part not recommended for use above this value.
- ③ Pulse width  $\leq 1.0ms$ ; duty cycle  $\leq 2\%$ .
- ④  $C_{oss\ eff.}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .
- ⑤ Limited by  $T_{Jmax}$ , see Fig.12a, 12b, 15, 16 for typical repetitive avalanche performance.
- ⑥ This value determined from sample failure population. 100% tested to this value in production.
- ⑦ When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994
- ⑧  $R_0$  is measured at  $T_J$  approximately  $90^\circ C$

Data and specifications subject to change without notice.  
 This product has been designed for the Automotive [Q101] market.  
 Qualification Standards can be found on IR's Web site.

International  
**IR** Rectifier

**IR WORLD HEADQUARTERS:** 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105  
 TAC Fax: (310) 252-7903

Visit us at [www.irf.com](http://www.irf.com) for sales contact information. 12/04