## Description

The ICS674-01 consists of two separate configurable dividers. The A Divider is a 7 -bit divider and can divide by 3 to 129 . The B Divider consists of a 9 -bit divider followed by a post divider. The 9 -bit divider can divide by 12 to 519 . The post divider has eight settings of 1,2 , $4,5,6,7,8$, and 10 ; giving a maximum total divide of 5190. The A and B Dividers can be cascaded to give a maximum divide of 669510. The ICS674-01 supports the ICS673 PLL Building Block and enables the user to build a full custom PLL synthesizer.

## Features

- Packaged in 28-pin SSOP (150 mil body)
- General purpose programmable divider
- Supports ICS673 PLL Building Block
- User determines the divide by setting input pins
- Pull-ups on all select inputs
- Includes one 7-bit Divider for OUTA
- Includes one 9-bit Divider and one selectable Post Divider for OUTB
- Industrial temperature range available
- 25 mA drive capability at TTL levels
- Advanced, low power CMOS process
- Operating voltage of 3.3 V or 5 V


## Block Diagram



## Pin Assignment



Post Divider Table

| S2 <br> Pin 5 | $\mathbf{S 1}$ <br> Pin 4 | S0 <br> Pin 3 | Post Divide |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 10 |
| 0 | 0 | 1 | 2 |
| 0 | 1 | 0 | 8 |
| 0 | 1 | 1 | 4 |
| 1 | 0 | 0 | 5 |
| 1 | 0 | 1 | 7 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 6 |

## Pin Descriptions

| Pin <br> Number | Pin <br> Name | Pin Type | Pin Description |
| :---: | :---: | :---: | :--- |
| $1,2,24-28$ | A5, A6, A0-A4 | Input | Divider A word input pins. Forms a number from 1 to 127. Internal pull-up <br> resistors. See page 3 for details. |
| $3-5$ | S0, S1, S2 | Input | Select pins for Post Divider. See table above. Internal pull-up resistors. |
| 6,23 | VDD | Power | Connect to VDD. |
| 7 | INA | Input | Divider A input. |
| 8 | INB | Input | Divider B input. |
| $9,19-20$ | GND | Power | Connect to ground. |
| $10-18$ | B0 - B8 | Input | Divider B word input pins. Forms a number from 4 to 511. Internal pull-up <br> resistors. See page 3 for details. |
| 21 | OUTB | Output | Divider B output. |
| 22 | OUTA | Output | Divider A output. |

## External Components

The ICS674-01 requires a minimum number of external components for proper operation. A $0.01 \mu \mathrm{~F}$ decoupling capacitor should be connected between each VDD and GND as close to the device as possible. A series termination resistor of $33 \Omega$ should be used in series with OUTA and OUTB pins.

## Determining (setting) the Divider

The user has full control in setting the desired divide. The user should connect the appropriate divider select input pins directly to ground (or VDD, although this is not required because of internal pull-ups) during Printed Circuit Board layout, ensuring that the ICS674-01 will automatically produce the correct divide when all components are soldered. It is also possible to connect the inputs to parallel I/O ports in order to change divides. The divides of the ICS674-01 can be determined by the following equations:

Divide A = DAW + 2

Where $\quad$ Divider A Word (DAW) = 1 to 127 ( 0 is not permitted)
Divide $B=(D B W+8) \times P D$
Where $\quad$ Divider B Word (DBW) $=4$ to 511 ( $0,1,2,3$ are not permitted)
Post Divider (PD) = values on page 2

For example, suppose Divide A is desired to be 61 and Divide B is desired to be 284, then DAW = 59, DBW $=276$, and $P D=1$. This means $A 6: A 0$ is $0111011, B 8: B 0$ is 100010100 and $S 2: S 0$ is 110 . Since all inputs have pull-ups, it is only necessary to ground the zero pins, namely $\mathrm{A} 6, \mathrm{~A} 2, \mathrm{~B} 7, \mathrm{~B} 6, \mathrm{~B} 5, \mathrm{~B} 1, \mathrm{~B} 0$, and SO.
These configuration pins can be changed at any time during operation.

## Using the ICS674-01 with the ICS673-01:

The ICS674-01 may be used with the ICS673-01 to build a frequency synthesizer. The following example shows a typical application when the reference clock is in the MHz range:


If the reference is in the kHz range, for example 8 kHz , the following configuration may be more typical:


Note that in both examples, Divide B is connected to the output of the ICS673. This is because Divide B has a higher operating frequency than Divide A.

## Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the ICS674-01. These ratings, which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

| Item | Rating |
| :--- | :--- |
| Supply Voltage, VDD | 7 V |
| All Inputs and Outputs | -0.5 V to VDD +0.5 V |
| CLKIN and FBIN inputs | -0.5 V to 5.5 V |
| Electrostatic Discharge | 2000 V |
| Ambient Operating Temperature | 0 to $+70^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature (I version) | -40 to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature | -65 to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Soldering Temperature | $260^{\circ} \mathrm{C}$ |

## Recommended Operation Conditions

| Parameter | Min. | Typ. | Max. | Units |
| :--- | :---: | :---: | :---: | :---: |
| Ambient Operating Temperature | 0 |  | +70 | ${ }^{\circ} \mathrm{C}$ |
| Power Supply Voltage (measured in respect to GND) | +3.0 |  | +5.5 | V |

## DC Electrical Characteristics

VDD $=5 \mathrm{~V} \pm 10 \%$, Ambient temperature -40 to $+85^{\circ} \mathrm{C}$, unless stated otherwise

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Units |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Operating Voltage | VDD |  | 3.0 |  | 5.5 | V |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | All A, B, and S pins | 2 |  |  | V |
| Input Low Voltage | $\mathrm{V}_{\mathrm{IL}}$ | All A, B, and S pins |  |  | 0.8 | V |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | INA and INB only | $(\mathrm{VDD} / 2)+1$ | $\mathrm{VDD} / 2$ |  | V |
| Input Low Voltage | $\mathrm{V}_{\mathrm{IL}}$ | INA and INB only |  | $\mathrm{VDD} / 2$ | $(\mathrm{VDD} / 2)-1$ | V |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-25 \mathrm{~mA}$ | 2.4 |  |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=25 \mathrm{~mA}$ |  |  | 0.4 | V |
| Operating Supply Current <br> DivA=DivB=20 | IDD | $\mathrm{No} \mathrm{load}, \mathrm{f}_{\mathrm{in}}=100 \mathrm{MHz}$ <br> 3.3 V |  | 3 |  | mA |
|  | No load, $\mathrm{f}_{\mathrm{in}}=100 \mathrm{MHz}$ <br> 5 V |  | 5 |  | mA |  |

ICS674-01
User Configurable Divider

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Units |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Short Circuit Current | $\mathrm{I}_{\mathrm{OS}}$ | Each output |  | $\pm 70$ |  | mA |
| On-Chip Pull-up Resistor | $\mathrm{R}_{\mathrm{PU}}$ | A, B, S select pins |  | 270 |  | $\mathrm{k} \Omega$ |
| Input Capacitance | $\mathrm{C}_{\mathrm{IN}}$ | A, B, S select pins |  | 5 |  | pF |

## AC Electrical Characteristics

VDD $=5 \mathrm{~V}$, Ambient Temperature -40 to $+85^{\circ} \mathrm{C}, \mathrm{C}_{\text {LOAD }}$ at CLK $=15 \mathrm{pF}$, unless stated otherwise

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Frequency, Divider A | $\mathrm{f}_{\mathrm{IN}}$ | 3.3 V | 0 |  | 135 | MHz |
| Input Frequency, Divider B |  | 3.3 V | 0 |  | 180 | MHz |
| Input Frequency, Divider A |  | 5 V | 0 |  | 200 | MHz |
| Input Frequency, Divider B |  | 5 V | 0 |  | 235 | MHz |
| Input Frequency, Divider A (Industrial temperature) | $\mathrm{f}_{\mathrm{IN}}$ | at $3.3 \mathrm{~V},+85^{\circ} \mathrm{C}$ | 0 |  | 125 | MHz |
| Input Frequency, Divider B (Industrial temperature) |  | at $3.3 \mathrm{~V},+85^{\circ} \mathrm{C}$ | 0 |  | 170 | MHz |
| Input Frequency, Divider A (Industrial temperature) |  | at $5 \mathrm{~V},+85^{\circ} \mathrm{C}$ | 0 |  | 190 | MHz |
| Input Frequency, Divider B (Industrial temperature) |  | at $5 \mathrm{~V},+85^{\circ} \mathrm{C}$ | 0 |  | 220 | MHz |
| Output Rise Time | $\mathrm{t}_{\mathrm{OR}}$ | 20\% to 80\% |  | 1.5 |  | ns |
| Output Fall Time | $\mathrm{t}_{\mathrm{OF}}$ | 80\% to 20\% |  | 1.5 |  | ns |
| OUTB Clock Duty Cycle ${ }^{1}$ | $\mathrm{t}_{\mathrm{DC}}$ | at VDD/2 | 45 | 49 to 51 | 55 | \% |
| OUTB Clock Duty Cycle odd post dividers |  | at VDD/2, except $\mathrm{PD}=1$ | 40 |  | 60 | \% |
| OUTA Clock Duty Cycle ${ }^{1}$ |  | at VDD/2 | 20 |  | 98.5 | \% |
| Peak-to-Peak Jitter |  | 15 pF |  |  | 400 | ps |
| Cycle-to-Cycle Jitter |  | 30 pF loads |  |  | 300 | ps |
| Propagation Delay, Divider A | $\mathrm{T}_{\mathrm{PA}}$ | VDD $=3.3 \mathrm{~V},+25^{\circ} \mathrm{C}$ |  | 6.5 |  | ns |
|  |  | VDD $=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ |  | 4.5 |  | ns |
| Propagation Delay, Divider B + Post Divider | $\mathrm{T}_{\mathrm{PB}}$ | VDD $=3.3 \mathrm{~V},+25^{\circ} \mathrm{C}$ |  | 20 |  | ns |
|  |  | VDD $=5.0 \mathrm{~V},+25^{\circ} \mathrm{C}$ |  | 13 |  | ns |

[^0]
## Package Outline and Package Dimensions (28-pin SSOP, 150 Mil. Body)

Package dimensions are kept current with JEDEC Publication No. 95


|  | Millimeters |  | Inches |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Min | Max | Min | Max |  |  |  |  |  |
| A | 1.35 | 1.75 | .053 | .069 |  |  |  |  |  |
| A1 | 0.10 | 0.25 | .0040 | .010 |  |  |  |  |  |
| A2 | -- | 1.50 | -- | .059 |  |  |  |  |  |
| b | 0.20 | 0.30 | 0.008 | 0.012 |  |  |  |  |  |
| C | 0.18 | 0.25 | .007 | .010 |  |  |  |  |  |
| D | 9.80 | 10.00 | .386 | .394 |  |  |  |  |  |
| E | 5.80 | 6.20 | .228 | .244 |  |  |  |  |  |
| E1 | 3.80 | 4.00 | .150 | .157 |  |  |  |  |  |
| e | 0.635 | Basic | 0.025 | Basic |  |  |  |  |  |
| L | 0.40 | 1.27 | .016 | .050 |  |  |  |  |  |
| $\alpha$ | $0^{\circ}$ |  |  |  |  |  | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |



## Ordering Information

| Part / Order Number | Marking | Shipping <br> packaging | Package | Temperature |
| :---: | :---: | :---: | :---: | :---: |
| ICS674R-01 | $674 R-01$ | Tubes | 28 -pin SSOP | 0 to $+70^{\circ} \mathrm{C}$ |
| ICS674R-01T | $674 R-01$ | Tape and Reel | 28 -pin SSOP | 0 to $+70^{\circ} \mathrm{C}$ |
| ICS674R-01I | $674 R-01 I$ | Tubes | $28-$ pin SSOP | -40 to $85^{\circ} \mathrm{C}$ |
| ICS674R-01IT | $674 R-01 I$ | Tape and Reel | $28-$ pin SSOP | -40 to $85^{\circ} \mathrm{C}$ |

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high-reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.


[^0]:    ${ }^{1}$ The duty cycle of OUTA is dependent on the selected divide. This because OUTA goes low for 2 input clock cycles on INA. For example, if a divide of 20 is selected, the duty cycle will be $90 \%$. Simlarly, if PD=1 is selected for OUTB, the duty cycle will be dependent on the selected divide. In this case, OUTB goes high for approximately 8 input clock cycles on INB.

