


## FDMA1027P

### Dual P-Channel PowerTrench® MOSFET

#### General Description

This device is designed specifically as a single package solution for the battery charge switch in cellular handset and other ultra-portable applications. It features two independent P-Channel MOSFETs with low on-state resistance for minimum conduction losses. When connected in the typical common source configuration, bi-directional current flow is possible.

The MicroFET 2x2 package offers exceptional thermal performance for its physical size and is well suited to linear mode applications.



#### Features

- -3.0 A, -20V.  $R_{DS(ON)} = 120 \text{ m}\Omega @ V_{GS} = -4.5\text{V}$   
 $R_{DS(ON)} = 160 \text{ m}\Omega @ V_{GS} = -2.5\text{V}$   
 $R_{DS(ON)} = 240 \text{ m}\Omega @ V_{GS} = -1.8\text{V}$
- Low profile – 0.8 mm maximum – in the new package  
 MicroFET 2x2 mm

#### Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter	Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage	-20	V
V <sub>GSS</sub>	Gate-Source Voltage	±8	V
I <sub>D</sub>	Drain Current – Continuous (Note 1a)	-2.2	A
	– Pulsed	-6	
P <sub>D</sub>	Power Dissipation for Single Operation (Note 1a) (Note 1b)	1.4	W
		0.7	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range	-55 to +150	°C

#### Thermal Characteristics

R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient (Note 1a)	86 (Single Operation)	°C/W
R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient (Note 1b)	173 (Single Operation)	
R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient (Note 1c)	69 (Dual Operation)	
R <sub>θJA</sub>	Thermal Resistance, Junction-to-Ambient (Note 1d)	151 (Dual Operation)	

#### Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
027	FDMA1027P	7 in	8 mm	3000 units

### Electrical Characteristics

$T_A = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
<b>Off Characteristics</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}$ , $I_D = -250 \mu\text{A}$	-20			V
$\frac{\Delta \text{BV}_{\text{DSS}}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu\text{A}$ , Referenced to $25^\circ\text{C}$		-12		$\text{mV}/^\circ\text{C}$
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{\text{DS}} = -16 \text{ V}$ , $V_{\text{GS}} = 0 \text{ V}$			-1	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-Body Leakage	$V_{\text{GS}} = \pm 8 \text{ V}$ , $V_{\text{DS}} = 0 \text{ V}$			$\pm 100$	nA
<b>On Characteristics</b> (Note 2)						
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$ , $I_D = -250 \mu\text{A}$	-0.4	-0.7	-1.5	V
$\frac{\Delta V_{\text{GS(th)}}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \mu\text{A}$ , Referenced to $25^\circ\text{C}$		2		$\text{mV}/^\circ\text{C}$
$R_{\text{DS(on)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = -4.5 \text{ V}$ , $I_D = -3.0 \text{ A}$ $V_{\text{GS}} = -2.5 \text{ V}$ , $I_D = -2.5 \text{ A}$ $V_{\text{GS}} = -1.8 \text{ V}$ , $I_D = -1.0 \text{ A}$ $V_{\text{GS}} = -4.5 \text{ V}$ , $I_D = -3.0 \text{ A}$ , $T_J=125^\circ\text{C}$	90 120 172 118	120 160 240 160		$\text{m}\Omega$
$I_{\text{D(on)}}$	On-State Drain Current	$V_{\text{GS}} = -4.5 \text{ V}$ , $V_{\text{DS}} = -5 \text{ V}$	-20			A
$g_{\text{FS}}$	Forward Transconductance	$V_{\text{DS}} = -5 \text{ V}$ , $I_D = -3.0 \text{ A}$		7		S
<b>Dynamic Characteristics</b>						
$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}} = -10 \text{ V}$ , $V_{\text{GS}} = 0 \text{ V}$ , $f = 1.0 \text{ MHz}$		435		pF
$C_{\text{oss}}$	Output Capacitance			80		pF
$C_{\text{rss}}$	Reverse Transfer Capacitance			45		pF
<b>Switching Characteristics</b> (Note 2)						
$t_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}} = -10 \text{ V}$ , $I_D = -1 \text{ A}$ , $V_{\text{GS}} = -4.5 \text{ V}$ , $R_{\text{GEN}} = 6 \Omega$		9	18	ns
$t_r$	Turn-On Rise Time			11	19	ns
$t_{\text{d(off)}}$	Turn-Off Delay Time			15	27	ns
$t_f$	Turn-Off Fall Time			6	12	ns
$Q_g$	Total Gate Charge	$V_{\text{DS}} = -10 \text{ V}$ , $I_D = -3.0 \text{ A}$ , $V_{\text{GS}} = -4.5 \text{ V}$		4	6	nC
$Q_{\text{gs}}$	Gate-Source Charge			0.8		nC
$Q_{\text{gd}}$	Gate-Drain Charge			0.9		nC


## Electrical Characteristics

$T_A = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
<b>Drain–Source Diode Characteristics and Maximum Ratings</b>						
$I_S$	Maximum Continuous Drain–Source Diode Forward Current			-1.1		A
$V_{SD}$	Drain–Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}$ , $I_S = -1.1 \text{ A}$ (Note 2)		-0.8	-1.2	V
$t_{rr}$	Diode Reverse Recovery Time	$I_F = -3.0 \text{ A}$ ,		17		ns
$Q_{rr}$	Diode Reverse Recovery Charge	$dI_F/dt = 100 \text{ A}/\mu\text{s}$		6		nC

**Notes:**


- $R_{iJA}$  is determined with the device mounted on a 1 in<sup>2</sup> oz. copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{iJC}$  is guaranteed by design while  $R_{iJA}$  is determined by the user's board design.
  - $R_{iJA} = 86^\circ\text{C}/\text{W}$  when mounted on a 1 in<sup>2</sup> pad of 2 oz copper, 1.5" x 1.5" x 0.062" thick PCB
  - $R_{iJA} = 173^\circ\text{C}/\text{W}$  when mounted on a minimum pad of 2 oz copper
  - $R_{iJA} = 69^\circ\text{C}/\text{W}$  when mounted on a 1 in<sup>2</sup> pad of 2 oz copper, 1.5" x 1.5" x 0.062" thick PCB
  - $R_{iJA} = 151^\circ\text{C}/\text{W}$  when mounted on a minimum pad of 2 oz copper




Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < 300μs, Duty Cycle < 2.0%


## Typical Characteristics




**Figure 1. On-Region Characteristics.**




**Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.**




**Figure 3. On-Resistance Variation with Temperature.**



**Figure 4. On-Resistance Variation with Gate-to-Source Voltage.**




**Figure 5. Transfer Characteristics.**




**Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.**


## Typical Characteristics




**Figure 7. Gate Charge Characteristics.**




**Figure 8. Capacitance Characteristics.**



**Figure 9. Maximum Safe Operating Area.**




**Figure 10. Single Pulse Maximum Power Dissipation.**



**Figure 11. Transient Thermal Response Curve.**  
Thermal characterization performed using the conditions described in Note 1b.  
Transient thermal response will change depending on the circuit board design.

# FDMA1027P Dual P-Channel PowerTrench® MOSFET



## NOTES:

- CONFORMS TO JEDEC REGISTRATION MO-229, VARIATION VCCC, DATED 11/2001
- DIMENSIONS ARE IN MILLIMETERS.
- DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994

MLP06JrevB