



128Kx24 Asynchronous SRAM, 5V

FEATURES

- 128Kx24 bit CMOS Static
- Random Access Memory Array
 - Fast Access Times: 12 and 15ns
 - Master Output Enable and Write Control
 - TTL Compatible Inputs and Outputs
 - Fully Static, No Clocks
- Surface Mount Package
 - 119 Lead BGA (JEDEC MO-163), No. 391
 - Small Footprint, 14mm x 22mm
 - Multiple Ground Pins for Maximum Noise Immunity
- Single +5V ($\pm 10\%$) Supply Operation
- DSP Memory Solution
 - Motorola DSP5600x™
 - Analog Devices SHARC™

DESCRIPTION

The EDI8L24128CxxBC is a 5V, three megabit SRAM constructed with three 128Kx8 die mounted on a multi-layer laminate substrate. With 12 to 15ns access times, x24 width and a 5V operating voltage, the EDI8L2418C is ideal for creating a single chip memory solution for the Motorola DSP5600x or a two chip solution for the Analog Devices SHARC™ DSP.

The single or dual chip memory solutions offer improved system performance by reducing the length of board traces and the number of board connections compared to using multiple monolithic devices. For example, the capacitance load on the data lines for the BGA package is 58% less than a monolithic SOJ solution.


The JEDEC Standard 119 lead BGA provides a 44% space savings over using 128Kx8, 300mm wide SOJs and the BGA package has a height of 100mm compared to 148mm for the SOJ packages.

FIG. 1 PIN CONFIGURATION

| | | | | | | | |
|---|------------------|-----------------|-----------------|----------------|-----------------|-----------------|------------------|
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| A | NC | A ₀ | A ₁ | A ₂ | A ₃ | A ₄ | NC |
| B | NC | A ₅ | A ₆ | E | A ₇ | A ₈ | NC |
| C | DQ ₁₂ | NC | NC | NC | NC | NC | DQ ₀ |
| D | DQ ₁₃ | V _{CC} | GND | GND | GND | V _{CC} | DQ ₁ |
| E | DQ ₁₄ | GND | V _{CC} | GND | V _{CC} | GND | DQ ₂ |
| F | DQ ₁₅ | V _{CC} | GND | GND | GND | V _{CC} | DQ ₃ |
| G | DQ ₁₆ | GND | V _{CC} | GND | V _{CC} | GND | DQ ₄ |
| H | DQ ₁₇ | V _{CC} | GND | GND | GND | V _{CC} | DQ ₅ |
| I | NC | GND | V _{CC} | GND | V _{CC} | GND | NC |
| J | DQ ₁₈ | V _{CC} | GND | GND | GND | V _{CC} | DQ ₆ |
| K | DQ ₁₉ | GND | V _{CC} | GND | V _{CC} | GND | DQ ₇ |
| L | DQ ₂₀ | V _{CC} | GND | GND | GND | V _{CC} | DQ ₈ |
| M | DQ ₂₁ | GND | V _{CC} | GND | V _{CC} | GND | DQ ₉ |
| N | DQ ₂₂ | V _{CC} | GND | GND | GND | V _{CC} | DQ ₁₀ |
| O | DQ ₂₃ | NC | NC | NC | NC | NC | DQ ₁₁ |
| P | NC | A ₉ | A ₁₀ | W | A ₁₁ | A ₁₂ | NC |
| Q | NC | A ₁₃ | A ₁₄ | G | A ₁₅ | A ₁₆ | NC |

Pin DESCRIPTION

| | |
|-----------------|-------------------------|
| A0-16 | Address Inputs |
| E# | Chip Enables |
| W# | Master Write Enable |
| G3 | Master Output Enable |
| DQ0-23 | Common Data |
| | Input/Output |
| V _{CC} | Power (+5V $\pm 10\%$) |
| GND | Ground |
| NC | No Connection |





Absolute Maximum Ratings*

| | |
|------------------------------------|-----------------|
| Voltage on any pin relative to Vss | -0.5V to 7.0V |
| Operating Temperature Ts (Ambient) | |
| Commercial | 0°C to +70°C |
| Industrial | -40°C to +85°C |
| Storage Temperature | -55°C to +125°C |
| Power Dissipation | 3 Watts |
| Output Current. | 20 mA |
| Junction Temperature, Tj | 175°C |

*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Truth Table

| E# | W# | G# | Mode | Output | Power |
|----|----|----|-----------------|----------|-------------------------------------|
| H | X | X | Standby | High Z | I _{CC2} , I _{CC3} |
| L | H | H | Output Deselect | High Z | I _{CC1} |
| L | H | L | Read | Data Out | I _{CC1} |
| L | L | X | Write | Data In | I _{CC1} |

Recommended Operating Conditions

| Parameter | Symbol | Min | Typ | Max | Units |
|--------------------|-----------------|------|-----|----------------------|-------|
| Supply Voltage | V _{CC} | 4.5 | 5.0 | 5.5 | V |
| Supply Voltage | V _{SS} | 0 | 0 | 0 | V |
| Input High Voltage | V _{IH} | 2.2 | — | V _{CC} +0.3 | V |
| Input Low Voltage | V _{IL} | -0.3 | — | +0.8 | V |

Capacitance

(f=1.0MHz, V_{IN}=V_{CC} OR V_{SS})

| Parameter | Symbol | Max | Unit |
|----------------------------|------------------|-----|------|
| Address Lines | CL | 8 | pf |
| Data Lines | C _{D/Q} | 10 | pf |
| Write & Output Enable Line | W#, G# | 8 | pf |
| Chip Enable Lines | E# | 8 | pf |

DC Electrical Characteristics



(V_{CC} = 5V, T_A = 25°C)

| Parameter | Symbol | Conditions | Min | Type | Max | Units |
|------------------------------------|------------------|--|-----|------|-----|-------|
| Operating Power Supply Current | I _{CC1} | W# = V _{IL} , I _{I/O} = 0mA, Min Cycle | 200 | 270 | | mA |
| Standby (TTL) Power Supply Current | I _{CC2} | E# ≥ V _{IH} , V _{IN} ≥ V _{IL} or V _{IN} ≥ V _{IH} , f = 0MHz | | 45 | | mA |
| Full Standby Power CMOS | I _{CC3} | E# ≥ V _{CC} - 0.2V | | | 10 | mA |
| Supply Current | | V _{IN} ≥ V _{CC} - 0.2V or V _{IN} ≥ 0.2V | | | | |
| Input Leakage Current | I _{LI} | V _{IN} = 0V to V _{CC} | — | ±10 | | µA |
| Output Leakage Current | I _{LO} | V _{I/O} 0V to V _{CC} | — | — | ±10 | µA |
| Output High Voltage | V _{OH} | I _{OH} = -4.0mA | 2.4 | — | — | V |
| Output Low Voltage | V _{OL} | I _{OL} = 8.0mA | — | — | 0.4 | V |

AC Test Conditions

Fig. 1

Fig. 2



| | |
|--------------------------------|-------------------------|
| Input Pulse Levels | V _{SS} to 3.0V |
| Input Rise and Fall Times | 5ns |
| Input and Output Timing Levels | 1.5V |
| Output Load | Figure 1 |

Note: For t_{EHQZ}, t_{GHQZ} and t_{WLQZ}, CL = 5pF Figure 2



AC Characteristics Read Cycle

| Parameter | Symbol | | 12ns | | 15ns | | Units |
|---|--------|------|------|-----|------|-----|-------|
| | JEDEC | Alt. | Min | Max | Min | Max | |
| Read Cycle Time | tAVAV | tRC | 12 | | 15 | | ns |
| Address Access Time | tAVQV | tAA | | 12 | | 15 | ns |
| Chip Enable Access Time | tELQV | tACS | | 12 | | 15 | ns |
| Chip Enable to Output in Low Z ¹ | tELQX | tCLZ | 3 | | 3 | | ns |
| Chip Disable to Output in High Z ¹ | tEHQZ | tCHZ | | 6 | | 7 | ns |
| Output Hold from Address Change | tAVQX | tOH | 3 | | 3 | | ns |
| Output Enable to Output Valid | tGLQV | tOE | | 6 | | 7 | ns |
| Output Enable to Output in Low Z ¹ | tGLQX | tOLZ | 0 | | 0 | | ns |
| Output Disable to Output in High Z ¹ | tGHQZ | tOHZ | | 6 | | 7 | ns |

1. This parameter is guaranteed by design but not tested.


AC Characteristics Write Cycle

| Parameter | Symbol | | 12ns | | 15ns | | Units |
|--|--------|------|------|-----|------|-----|-------|
| | JEDEC | Alt. | Min | Max | Min | Max | |
| Write Cycle Time | tAVAV | tWC | 12 | | 15 | | ns |
| Chip Enable to End of Write | tELWH | tCW | 9 | | 9 | | ns |
| | tELEH | tCW | 9 | | 9 | | ns |
| Address Setup Time | tAVWL | tAS | 0 | | 0 | | ns |
| | tAVEL | tAS | 0 | | 0 | | ns |
| Address Valid to End of Write | tAVWH | tAW | 9 | | 10 | | ns |
| | tAVEH | tAW | 9 | | 10 | | ns |
| Write Pulse Width | tWLWH | tWP | 10 | | 11 | | ns |
| | tELEH | tWP | 10 | | 11 | | ns |
| Write Recovery Time | tWHAX | tWR | 0 | | 0 | | ns |
| | tEHAX | tWR | 0 | | 0 | | ns |
| Data Hold Time | tWHDX | tDH | 0 | | 0 | | ns |
| | tEHDX | tDH | 0 | | 0 | | ns |
| Write to Output in High Z ¹ | tWLQZ | tWHZ | 0 | 6 | 0 | 7 | ns |
| Data to Write Time | tDVWH | tDW | 6 | | 7 | | ns |
| | tDVEH | tDW | 6 | | 7 | | ns |
| Output Active from End of Write ¹ | tWHQX | tWLZ | 3 | | 3 | | ns |


1. This parameter is guaranteed by design but not tested.



FIG. 2
TIMING WAVEFORM — READ CYCLE



Read Cycle 1 (W# High; G, E Low)



Read Cycle 2 (W# High)

FIG. 3
WRITE CYCLE — W# CONTROLLED








FIG. 4
WRITE CYCLE — E# CONTROLLED





**PACKAGE 391:
119 LEAD BGA JEDEC MO-163**



ALL DIMENSIONS ARE IN INCHES

ORDERING INFORMATION

Commercial (0°C to +70°C)

| Part Number | Speed (ns) | Package No. |
|-----------------|------------|-------------|
| EDI8L24128C12BC | 12 | 391 |
| EDI8L24128C15BC | 15 | 391 |

Industrial (-40°C to +85°C)

| Part Number | Speed (ns) | Package No. |
|-----------------|------------|-------------|
| EDI8L24128C12BI | 12 | 391 |
| EDI8L24128C15BI | 15 | 391 |