

## CY8C24123A, CY8C24223A, and CY8C24423A




### Features

- **Powerful Harvard Architecture Processor**
  - M8C Processor Speeds to 24 MHz
  - 8x8 Multiply, 32-Bit Accumulate
  - Low Power at High Speed
  - 2.4 to 5.25 V Operating Voltage
  - Operating Voltages Down to 1.0V Using On-Chip Switch Mode Pump (SMP)
  - Industrial Temperature Range: -40°C to +85°C
- **Advanced Peripherals (PSoC Blocks)**
  - 6 Rail-to-Rail Analog PSoC Blocks Provide:
    - Up to 14-Bit ADCs
    - Up to 9-Bit DACs
    - Programmable Gain Amplifiers
    - Programmable Filters and Comparators
  - 4 Digital PSoC Blocks Provide:
    - 8- to 32-Bit Timers, Counters, and PWMs
    - CRC and PRS Modules
    - Full-Duplex UART
    - Multiple SPI™ Masters or Slaves
    - Connectable to all GPIO Pins
  - Complex Peripherals by Combining Blocks

- **Precision, Programmable Clocking**
  - Internal ±2.5% 24/48 MHz Oscillator
  - High-Accuracy 24 MHz with Optional 32 kHz Crystal and PLL
  - Optional External Oscillator, up to 24 MHz
  - Internal Oscillator for Watchdog and Sleep
- **Flexible On-Chip Memory**
  - 4K Bytes Flash Program Storage 50,000 Erase/Write Cycles
  - 256 Bytes SRAM Data Storage
  - In-System Serial Programming (ISSP™)
  - Partial Flash Updates
  - Flexible Protection Modes
  - EEPROM Emulation in Flash
- **Programmable Pin Configurations**
  - 25 mA Sink on all GPIO
  - Pull up, Pull down, High Z, Strong, or Open Drain Drive Modes on all GPIO
  - Up to 10 Analog Inputs on GPIO
  - Two 30 mA Analog Outputs on GPIO
  - Configurable Interrupt on all GPIO

- **New CY8C24x23A PSoC Device**
  - Derived from the CY8C24x23 Device
  - Low Power and Low Voltage (2.4V)
- **Additional System Resources**
  - I<sup>2</sup>C™ Slave, Master, and Multi-Master to 400 kHz
  - Watchdog and Sleep Timers
  - User-Configurable Low Voltage Detection
  - Integrated Supervisory Circuit
  - On-Chip Precision Voltage Reference
- **Complete Development Tools**
  - Free Development Software (PSoC™ Designer)
  - Full-Featured, In-Circuit Emulator and Programmer
  - Full Speed Emulation
  - Complex Breakpoint Structure
  - 128K Bytes Trace Memory



### PSoC™ Functional Overview

The PSoC™ family consists of many *Mixed-Signal Array with On-Chip Controller* devices. These devices are designed to replace multiple traditional MCU-based system components with one, low cost single-chip programmable device. PSoC devices include configurable blocks of analog and digital logic, as well as programmable interconnects. This architecture allows the user to create customized peripheral configurations that match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable IO are included in a range of convenient pinouts and packages.

The PSoC architecture, as illustrated on the left, is comprised of four main areas: PSoC Core, Digital System, Analog System, and System Resources. Configurable global busing allows all the device resources to be combined into a complete custom system. The PSoC CY8C24x23A family can have up to three IO ports that connect to the global digital and analog interconnects, providing access to 4 digital blocks and 6 analog blocks.

#### The PSoC Core

The PSoC Core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIO (General Purpose IO).

The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a four MIPS 8-bit Harvard architecture micro-

processor. The CPU utilizes an interrupt controller with 11 vectors, to simplify programming of real time embedded events. Program execution is timed and protected using the included Sleep and Watch Dog Timers (WDT).


Memory encompasses 4 KB of Flash for program storage, 256 bytes of SRAM for data storage, and up to 2 KB of EEPROM emulated using the Flash. Program Flash utilizes four protection levels on blocks of 64 bytes, allowing customized software IP protection.

The PSoC device incorporates flexible internal clock generators, including a 24 MHz IMO (internal main oscillator) accurate to 2.5% over temperature and voltage. The 24 MHz IMO can also be doubled to 48 MHz for use by the digital system. A low power 32 kHz ILO (internal low speed oscillator) is provided for the Sleep timer and WDT. If crystal accuracy is desired, the ECO (32.768 kHz external crystal oscillator) is available for use as a Real Time Clock (RTC) and can optionally generate a crystal-accurate 24 MHz system clock using a PLL. The clocks, together with programmable clock dividers (as a System Resource), provide the flexibility to integrate almost any timing requirement into the PSoC device.

PSoC GPIOs provide connection to the CPU, digital and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt on high level, low level, and change from last read.

## The Digital System

The Digital System is composed of 4 digital PSoC blocks. Each block is an 8-bit resource that can be used alone or combined with other blocks to form 8, 16, 24, and 32-bit peripherals, which are called user module references.



Digital System Block Diagram

Digital peripheral configurations include those listed below.

- PWMs (8 to 32 bit)
- PWMs with Dead band (8 to 24 bit)
- Counters (8 to 32 bit)
- Timers (8 to 32 bit)
- UART 8 bit with selectable parity
- SPI master and slave
- I2C slave and multi-master (1 available as a System Resource)
- Cyclical Redundancy Checker/Generator (8 to 32 bit)
- IrDA (up to 1)
- Pseudo Random Sequence Generators (8 to 32 bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.


Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows you the optimum choice of system resources for your application. Family resources are shown in the table titled "PSoC Device Characteristics" on page 3.

## The Analog System

The Analog System is composed of 6 configurable blocks, each comprised of an opamp circuit allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are listed below.

- Analog-to-digital converters (up to 2, with 6- to 14-bit resolution, selectable as Incremental, Delta Sigma, and SAR)
- Filters (2 and 4 pole band-pass, low-pass, and notch)
- Amplifiers (up to 2, with selectable gain to 48x)
- Instrumentation amplifiers (1 with selectable gain to 93x)
- Comparators (up to 2, with 16 selectable thresholds)
- DACs (up to 2, with 6- to 9-bit resolution)
- Multiplying DACs (up to 2, with 6- to 9-bit resolution)
- High current output drivers (two with 30 mA drive as a Core Resource)
- 1.3V reference (as a System Resource)
- DTMF dialer
- Modulators
- Correlators
- Peak detectors
- Many other topologies possible

Analog blocks are arranged in a column of three, which includes one CT (Continuous Time) and two SC (Switched Capacitor) blocks, as shown in the figure below.



### Additional System Resources

System Resources, some of which have been previously listed, provide additional capability useful to complete systems. Additional resources include a multiplier, decimator, switch mode pump, low voltage detection, and power on reset. Brief statements describing the merits of each system resource are presented below.

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoc blocks as clock dividers.
- A multiply accumulate (MAC) provides a fast 8-bit multiplier with 32-bit accumulate, to assist in both general math as well as digital filters.
- The decimator provides a custom hardware filter for digital signal processing applications including the creation of Delta Sigma ADCs.
- The I2C module provides 100 and 400 kHz communication over two wires. Slave, master, and multi-master modes are all supported.
- Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor.
- An internal 1.3V reference provides an absolute reference for the analog system, including ADCs and DACs.
- An integrated switch mode pump (SMP) generates normal operating voltages from a single 1.2V battery cell, providing a low cost boost converter.

### PSoc Device Characteristics

Depending on your PSoc device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks and 12, 6, or 3 analog blocks. The following table lists the resources available for specific PSoc device groups. The PSoc device covered by this data sheet is shown in the next to the last row of the table.

#### PSoc Device Characteristics

PSoc Device Group	Digital IO (max)	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	Amount of SRAM	Amount of Flash
CY8C29x66	64	4	16	12	4	4	12	2 KB	32 KB
CY8C27x43	44	2	8	12	4	4	12	256 Bytes	16 KB
CY8C24x23	24	1	4	12	2	2	6	256 Bytes	4 KB
<b>CY8C24x23A</b>	<b>24</b>	<b>1</b>	<b>4</b>	<b>12</b>	<b>2</b>	<b>2</b>	<b>6</b>	<b>256 Bytes</b>	<b>4 KB</b>
CY8C22x13	16	1	4	8	1	1	3	256 Bytes	2 KB
CY8C21x34	28	1	4	28	0	2	4 <sup>a</sup>	512 Bytes	8 KB
CY8C21x23	16	1	4	8	0	2	4 <sup>a</sup>	256 Bytes	4 KB

a. Limited analog functionality.

## Getting Started

The quickest path to understanding the PSoC silicon is by reading this data sheet and using the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications. For in-depth information, along with detailed programming information, reference the *PSoC™ Mixed Signal Array Technical Reference Manual*.

For up-to-date Ordering, Packaging, and Electrical Specification information, reference the latest PSoC device data sheets on the web at <http://www.cypress.com/psoc>.

## Development Kits

Development Kits are available from the following distributors: Digi-Key, Avnet, Arrow, and Future. The Cypress Online Store at <http://www.onfulfillment.com/cyprsstore/> contains development kits, C compilers, and all accessories for PSoC development. Click on *PSoC (Programmable System-on-Chip)* to view a current list of available items.

## Tele-Training

Free PSoC "Tele-training" is available for beginners and taught by a live marketing or application engineer over the phone. Five training classes are available to accelerate the learning curve including introduction, designing, debugging, advanced design, advanced analog, as well as application-specific classes covering topics like PSoC and the LIN bus. For days and times of the tele-training, see <http://www.cypress.com/support/training.cfm>.

## Consultants

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant, go to the following Cypress support web site: <http://www.cypress.com/support/cypros.cfm>.

## Technical Support

PSoC application engineers take pride in fast and accurate response. They can be reached with a 4-hour guaranteed response at <http://www.cypress.com/support/login.cfm>.

## Application Notes


A long list of application notes will assist you in every aspect of your design effort. To locate the PSoC application notes, go to <http://www.cypress.com/design/results.cfm>.

## Development Tools

The Cypress MicroSystems PSoC Designer is a Microsoft® Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE and application runs on Windows NT 4.0, Windows 2000, Windows Millennium (Me), or Windows XP. (Reference the PSoC Designer Functional Flow diagram below.)

PSoC Designer helps the customer to select an operating configuration for the PSoC, write application code that uses the PSoC, and debug the application. This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and the CYASM macro assembler for the CPUs.

PSoC Designer also supports a high-level C language compiler developed specifically for the devices in the family.



## PSoC Designer Software Subsystems

### *Device Editor*

The Device Editor subsystem allows the user to select different onboard analog and digital components called user modules using the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters.

The device editor also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic configuration allows for changing configurations at run time.

PSoC Designer sets up power-on initialization tables for selected PSoC block configurations and creates source code for an application framework. The framework contains software to operate the selected components and, if the project uses more than one operating configuration, contains routines to switch between different sets of PSoC block configurations at run time. PSoC Designer can print out a configuration sheet for a given project configuration for use during application programming in conjunction with the Device Data Sheet. Once the framework is generated, the user can add application-specific code to flesh out the framework. It's also possible to change the selected components and regenerate the framework.

### *Design Browser*

The Design Browser allows users to select and import preconfigured designs into the user's project. Users can easily browse a catalog of preconfigured designs to facilitate time-to-design. Examples provided in the tools include a 300-baud modem, LIN Bus master and slave, fan controller, and magnetic card reader.

### *Application Editor*

In the Application Editor you can edit your C language and Assembly language source code. You can also assemble, compile, link, and build.

**Assembler.** The macro assembler allows the assembly code to be merged seamlessly with C code. The link libraries automatically use absolute addressing or can be compiled in relative mode, and linked with other software modules to get absolute addressing.

**C Language Compiler.** A C language compiler is available that supports Cypress MicroSystems' PSoC family devices. Even if you have never worked in the C language before, the product quickly allows you to create complete C programs for the PSoC family devices.

The embedded, optimizing C compiler provides all the features of C tailored to the PSoC architecture. It comes complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

### *Debugger*

The PSoC Designer Debugger subsystem provides hardware in-circuit emulation, allowing the designer to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read and program and read and write data memory, read and write IO registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

### *Online Help System*

The online help system displays online, context-sensitive help for the user. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer in getting started.

## Hardware Tools

### *In-Circuit Emulator*

A low cost, high functionality ICE (In-Circuit Emulator) is available for development support. This hardware has the capability to program single devices.

The emulator consists of a base unit that connects to the PC by way of the parallel or USB port. The base unit is universal and will operate with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24 MHz) operation.

## User Module Development Process


The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. Each block has several registers that determine its function and connectivity to other blocks, multiplexers, buses and to the IO pins. Iterative development cycles permit you to adapt the hardware as well as the software. This substantially lowers the risk of having to select a different part to meet the final design requirements.

To speed the development process, the PSoC Designer Integrated Development Environment (IDE) provides a library of pre-built, pre-tested hardware peripheral functions, called “User Modules.” User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and mixed signal varieties. The standard User Module library contains over 50 common peripherals such as ADCs, DACs Timers, Counters, UARTs, and other not-so common peripherals such as DTMF Generators and Bi-Quad analog filter sections.

Each user module establishes the basic register settings that implement the selected function. It also provides parameters that allow you to tailor its precise configuration to your particular application. For example, a Pulse Width Modulator User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. User modules also provide tested software to cut your development time. The user module application programming interface (API) provides high-level functions to control and respond to hardware events at run-time. The API also provides optional interrupt service routines that you can adapt as needed.

The API functions are documented in user module data sheets that are viewed directly in the PSoC Designer IDE. These data sheets explain the internal operation of the user module and provide performance specifications. Each data sheet describes the use of each user module parameter and documents the setting of each register controlled by the user module.

The development process starts when you open a new project and bring up the Device Editor, a graphical user interface (GUI) for configuring the hardware. You pick the user modules you need for your project and map them onto the PSoC blocks with point-and-click simplicity. Next, you build signal chains by interconnecting user modules to each other and the IO pins. At this stage, you also configure the clock source connections and enter parameter values directly or by selecting values from drop-down menus. When you are ready to test the hardware configuration or move on to developing code for the project, you perform the “Generate Application” step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the high-level user module API functions.



### User Module and Source Code Development Flows

The next step is to write your main program, and any sub-routines using PSoC Designer's Application Editor subsystem. The Application Editor includes a Project Manager that allows you to open the project source code files (including all generated code files) from a hierarchal view. The source code editor provides syntax coloring and advanced edit features for both C and assembly language. File search capabilities include simple string searches and recursive “grep-style” patterns. A single mouse click invokes the Build Manager. It employs a professional-strength “makefile” system to automatically analyze all file dependencies and run the compiler and assembler as necessary. Project-level options control optimization strategies used by the compiler and linker. Syntax errors are displayed in a console window. Double clicking the error message takes you directly to the offending line of source code. When all is correct, the linker builds a HEX file image suitable for programming.

The last step in the development process takes place inside the PSoC Designer's Debugger subsystem. The Debugger downloads the HEX image to the In-Circuit Emulator (ICE) where it runs at full speed. Debugger capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the Debugger provides a large trace buffer and allows you define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.

## Document Conventions

### Acronyms Used

The following table lists the acronyms that are used in this document.

Acronym	Description
AC	alternating current
ADC	analog-to-digital converter
API	application programming interface
CPU	central processing unit
CT	continuous time
DAC	digital-to-analog converter
DC	direct current
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
FSR	full scale range
GPIO	general purpose IO
GUI	graphical user interface
HBM	human body model
ICE	in-circuit emulator
ILO	internal low speed oscillator
IMO	internal main oscillator
IO	input/output
IPOR	imprecise power on reset
LSb	least-significant bit
LVD	low voltage detect
MSb	most-significant bit
PC	program counter
PLL	phase-locked loop
POR	power on reset
PPOR	precision power on reset
PSoC™	Programmable System-on-Chip™
PWM	pulse width modulator
SC	switched capacitor
SLIMO	slow IMO
SMP	switch mode pump
SRAM	static random access memory

### Units of Measure

A units of measure table is located in the Electrical Specifications section. [Table 3-1 on page 15](#) lists all the abbreviations used to measure the PSoC devices.

### Numeric Naming

Hexidecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexidecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (e.g., '01010100b' or '01000011b'). Numbers not indicated by an 'h' or 'b' are decimal.

## Table of Contents

For an in depth discussion and more information on your PSoC device, obtain the *PSoC Mixed Signal Array Technical Reference Manual*. This document encompasses and is organized into the following chapters and sections.

- 1. Pin Information ..... 8**
  - 1.1 Pinouts ..... 8
    - 1.1.1 8-Pin Part Pinout ..... 8
    - 1.1.2 20-Pin Part Pinout ..... 9
    - 1.1.3 28-Pin Part Pinout ..... 10
    - 1.1.4 32-Pin Part Pinout ..... 11
- 2. Register Reference ..... 12**
  - 2.1 Register Conventions ..... 12
    - 2.1.1 Abbreviations Used ..... 12
  - 2.2 Register Mapping Tables ..... 12
- 3. Electrical Specifications ..... 15**
  - 3.1 Absolute Maximum Ratings ..... 16
  - 3.2 Operating Temperature ..... 16
  - 3.3 DC Electrical Characteristics ..... 17
    - 3.3.1 DC Chip-Level Specifications ..... 17
    - 3.3.2 DC General Purpose IO Specifications .... 18
    - 3.3.3 DC Operational Amplifier Specifications ... 19
    - 3.3.4 DC Analog Output Buffer Specifications ... 22
    - 3.3.5 DC Switch Mode Pump Specifications ..... 24
    - 3.3.6 DC Analog Reference Specifications ..... 25
    - 3.3.7 DC Analog PSoC Block Specifications ..... 26
    - 3.3.8 DC POR, SMP, and LVD Specifications ... 27
    - 3.3.9 DC Programming Specifications ..... 28
  - 3.4 AC Electrical Characteristics ..... 29
    - 3.4.1 AC Chip-Level Specifications ..... 29
    - 3.4.2 AC General Purpose IO Specifications .... 32
    - 3.4.3 AC Operational Amplifier Specifications ... 33
    - 3.4.4 AC Digital Block Specifications ..... 34
    - 3.4.5 AC Analog Output Buffer Specifications ... 36
    - 3.4.6 AC External Clock Specifications ..... 37
    - 3.4.7 AC Programming Specifications ..... 38
    - 3.4.8 AC I2C Specifications ..... 39
- 4. Packaging Information ..... 40**
  - 4.1 Packaging Dimensions ..... 40
  - 4.2 Thermal Impedances ..... 45
  - 4.3 Capacitance on Crystal Pins ..... 45
- 5. Ordering Information ..... 46**
  - 5.1 Ordering Code Definitions ..... 46
- 6. Sales and Company Information ..... 47**
  - 6.1 Revision History ..... 47
  - 6.2 Copyrights and Code Protection ..... 47

# 1. Pin Information



This chapter describes, lists, and illustrates the CY8C24x23A PSoC device pins and pinout configurations.

## 1.1 Pinouts

The CY8C24x23A PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of Digital IO. However, Vss, Vdd, SMP, and XRES are not capable of Digital IO.


### 1.1.1 8-Pin Part Pinout

**Table 1-1. 8-Pin Part Pinout (PDIP, SOIC)**

Pin No.	Type		Pin Name	Description
	Digital	Analog		
1	IO	IO	P0[5]	Analog column mux input and column output.
2	IO	IO	P0[3]	Analog column mux input and column output.
3	IO		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL)
4	Power		Vss	Ground connection.
5	IO		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA)
6	IO	I	P0[2]	Analog column mux input.
7	IO	I	P0[4]	Analog column mux input.
8	Power		Vdd	Supply voltage.

**LEGEND:** A = Analog, I = Input, and O = Output.

**CY8C24123A 8-Pin PSoC Device**






1.1.2 20-Pin Part Pinout

Table 1-2. 20-Pin Part Pinout (PDIP, SSOP, SOIC)

Pin No.	Type		Pin Name	Description
	Digital	Analog		
1	IO	I	P0[7]	Analog column mux input.
2	IO	IO	P0[5]	Analog column mux input and column output.
3	IO	IO	P0[3]	Analog column mux input and column output.
4	IO	I	P0[1]	Analog column mux input.
5	Power		SMP	Switch Mode Pump (SMP) connection to external components required.
6	IO		P1[7]	I2C Serial Clock (SCL)
7	IO		P1[5]	I2C Serial Data (SDA)
8	IO		P1[3]	
9	IO		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL)
10	Power		Vss	Ground connection.
11	IO		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA)
12	IO		P1[2]	
13	IO		P1[4]	Optional External Clock Input (EXTCLK)
14	IO		P1[6]	
15	Input		XRES	Active high external reset with internal pull down.
16	IO	I	P0[0]	Analog column mux input.
17	IO	I	P0[2]	Analog column mux input.
18	IO	I	P0[4]	Analog column mux input.
19	IO	I	P0[6]	Analog column mux input.
20	Power		Vdd	Supply voltage.

LEGEND: A = Analog, I = Input, and O = Output.




1.1.3 28-Pin Part Pinout

Table 1-3. 28-Pin Part Pinout (PDIP, SSOP, SOIC)

Pin No.	Type		Pin Name	Description
	Digital	Analog		
1	IO	I	P0[7]	Analog column mux input.
2	IO	IO	P0[5]	Analog column mux input and column output.
3	IO	IO	P0[3]	Analog column mux input and column output.
4	IO	I	P0[1]	Analog column mux input.
5	IO		P2[7]	
6	IO		P2[5]	
7	IO	I	P2[3]	Direct switched capacitor block input.
8	IO	I	P2[1]	Direct switched capacitor block input.
9	Power		SMP	Switch Mode Pump (SMP) connection to external components required.
10	IO		P1[7]	I2C Serial Clock (SCL)
11	IO		P1[5]	I2C Serial Data (SDA)
12	IO		P1[3]	
13	IO		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL)
14	Power		Vss	Ground connection.
15	IO		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA)
16	IO		P1[2]	
17	IO		P1[4]	Optional External Clock Input (EXTCLK)
18	IO		P1[6]	
19	Input		XRES	Active high external reset with internal pull down.
20	IO	I	P2[0]	Direct switched capacitor block input.
21	IO	I	P2[2]	Direct switched capacitor block input.
22	IO		P2[4]	External Analog Ground (AGND)
23	IO		P2[6]	External Voltage Reference (VRef)
24	IO	I	P0[0]	Analog column mux input.
25	IO	I	P0[2]	Analog column mux input.
26	IO	I	P0[4]	Analog column mux input.
27	IO	I	P0[6]	Analog column mux input.
28	Power		Vdd	Supply voltage.

LEGEND: A = Analog, I = Input, and O = Output.




1.1.4 32-Pin Part Pinout

Table 1-4. 32-Pin Part Pinout (MLF\*)

Pin No.	Type		Pin Name	Description
	Digital	Analog		
1	IO		P2[7]	
2	IO		P2[5]	
3	IO	I	P2[3]	Direct switched capacitor block input.
4	IO	I	P2[1]	Direct switched capacitor block input.
5	Power		Vss	Ground connection.
6	Power		SMP	Switch Mode Pump (SMP) connection to external components required.
7	IO		P1[7]	I2C Serial Clock (SCL)
8	IO		P1[5]	I2C Serial Data (SDA)
9			NC	No connection. Do not use.
10	IO		P1[3]	
11	IO		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL)
12	Power		Vss	Ground connection.
13	IO		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA)
14	IO		P1[2]	
15	IO		P1[4]	Optional External Clock Input (EXTCLK)
16			NC	No connection. Do not use.
17	IO		P1[6]	
18	Input		XRES	Active high external reset with internal pull down.
19	IO	I	P2[0]	Direct switched capacitor block input.
20	IO	I	P2[2]	Direct switched capacitor block input.
21	IO		P2[4]	External Analog Ground (AGND)
22	IO		P2[6]	External Voltage Reference (VRef)
23	IO	I	P0[0]	Analog column mux input.
24	IO	I	P0[2]	Analog column mux input.
25			NC	No connection. Do not use.
26	IO	I	P0[4]	Analog column mux input.
27	IO	I	P0[6]	Analog column mux input.
28	Power		Vdd	Supply voltage.
29	IO	I	P0[7]	Analog column mux input.
30	IO	IO	P0[5]	Analog column mux input and column output.
31	IO	IO	P0[3]	Analog column mux input and column output.
32	IO	I	P0[1]	Analog column mux input.

LEGEND: A = Analog, I = Input, and O = Output.

\* The MLF package has a center pad that must be connected to ground (Vss).



## 2. Register Reference



This chapter lists the registers of the CY8C24x23A PSoC device. For detailed register information, reference the *PSoC™ Mixed Signal Array Technical Reference Manual*.

### 2.1 Register Conventions

#### 2.1.1 Abbreviations Used

The register conventions specific to this section are listed in the following table.

Convention	Description
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
C	Clearable register or bit(s)
#	Access is bit specific

### 2.2 Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as IO space and is divided into two banks. The XO1 bit in the Flag register (CPU\_F) determines which bank the user is currently in. When the XO1 bit is set the user is in bank 1.

**Note** In the following register mapping tables, blank fields are reserved and should not be accessed.

Register Map Bank 0 Table: User Space

Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
PRT0DR	00	RW		40		ASC10CR0	80	RW		C0	
PRT0IE	01	RW		41		ASC10CR1	81	RW		C1	
PRT0GS	02	RW		42		ASC10CR2	82	RW		C2	
PRT0DM2	03	RW		43		ASC10CR3	83	RW		C3	
PRT1DR	04	RW		44		ASD11CR0	84	RW		C4	
PRT1IE	05	RW		45		ASD11CR1	85	RW		C5	
PRT1GS	06	RW		46		ASD11CR2	86	RW		C6	
PRT1DM2	07	RW		47		ASD11CR3	87	RW		C7	
PRT2DR	08	RW		48			88			C8	
PRT2IE	09	RW		49			89			C9	
PRT2GS	0A	RW		4A			8A			CA	
PRT2DM2	0B	RW		4B			8B			CB	
	0C			4C			8C			CC	
	0D			4D			8D			CD	
	0E			4E			8E			CE	
	0F			4F			8F			CF	
	10			50		ASD20CR0	90	RW		D0	
	11			51		ASD20CR1	91	RW		D1	
	12			52		ASD20CR2	92	RW		D2	
	13			53		ASD20CR3	93	RW		D3	
	14			54		ASC21CR0	94	RW		D4	
	15			55		ASC21CR1	95	RW		D5	
	16			56		ASC21CR2	96	RW	I2C_CFG	D6	RW
	17			57		ASC21CR3	97	RW	I2C_SCR	D7	#
	18			58			98		I2C_DR	D8	RW
	19			59			99		I2C_MSCR	D9	#
	1A			5A			9A		INT_CLR0	DA	RW
	1B			5B			9B		INT_CLR1	DB	RW
	1C			5C			9C			DC	
	1D			5D			9D		INT_CLR3	DD	RW
	1E			5E			9E		INT_MSK3	DE	RW
	1F			5F			9F			DF	
DBB00DR0	20	#	AMX_IN	60	RW		A0		INT_MSK0	E0	RW
DBB00DR1	21	W		61			A1		INT_MSK1	E1	RW
DBB00DR2	22	RW		62			A2		INT_VC	E2	RC
DBB00CR0	23	#	ARF_CR	63	RW		A3		RES_WDT	E3	W
DBB01DR0	24	#	CMP_CR0	64	#		A4		DEC_DH	E4	RC
DBB01DR1	25	W	ASY_CR	65	#		A5		DEC_DL	E5	RC
DBB01DR2	26	RW	CMP_CR1	66	RW		A6		DEC_CR0	E6	RW
DBB01CR0	27	#		67			A7		DEC_CR1	E7	RW
DCB02DR0	28	#		68			A8		MUL_X	E8	W
DCB02DR1	29	W		69			A9		MUL_Y	E9	W
DCB02DR2	2A	RW		6A			AA		MUL_DH	EA	R
DCB02CR0	2B	#		6B			AB		MUL_DL	EB	R
DCB03DR0	2C	#		6C			AC		ACC_DR1	EC	RW
DCB03DR1	2D	W		6D			AD		ACC_DR0	ED	RW
DCB03DR2	2E	RW		6E			AE		ACC_DR3	EE	RW
DCB03CR0	2F	#		6F			AF		ACC_DR2	EF	RW
	30		ACB00CR3	70	RW	RDI0RI	B0	RW		F0	
	31		ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
	32		ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
	34		ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	
	35		ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
	36		ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACB01CR2	77	RW		B7		CPU_F	F7	RL
	38			78			B8			F8	
	39			79			B9			F9	
	3A			7A			BA			FA	
	3B			7B			BB			FB	
	3C			7C			BC			FC	
	3D			7D			BD			FD	
	3E			7E			BE		CPU_SCR1	FE	#
	3F			7F			BF		CPU_SCR0	FF	#

Blank fields are Reserved and should not be accessed. # Access is bit specific.

Register Map Bank 1 Table: Configuration Space

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRT0DM0	00	RW		40		ASC10CR0	80	RW		C0	
PRT0DM1	01	RW		41		ASC10CR1	81	RW		C1	
PRT0IC0	02	RW		42		ASC10CR2	82	RW		C2	
PRT0IC1	03	RW		43		ASC10CR3	83	RW		C3	
PRT1DM0	04	RW		44		ASD11CR0	84	RW		C4	
PRT1DM1	05	RW		45		ASD11CR1	85	RW		C5	
PRT1IC0	06	RW		46		ASD11CR2	86	RW		C6	
PRT1IC1	07	RW		47		ASD11CR3	87	RW		C7	
PRT2DM0	08	RW		48			88			C8	
PRT2DM1	09	RW		49			89			C9	
PRT2IC0	0A	RW		4A			8A			CA	
PRT2IC1	0B	RW		4B			8B			CB	
	0C			4C			8C			CC	
	0D			4D			8D			CD	
	0E			4E			8E			CE	
	0F			4F			8F			CF	
	10			50		ASD20CR0	90	RW	GDI_O_IN	D0	RW
	11			51		ASD20CR1	91	RW	GDI_E_IN	D1	RW
	12			52		ASD20CR2	92	RW	GDI_O_OU	D2	RW
	13			53		ASD20CR3	93	RW	GDI_E_OU	D3	RW
	14			54		ASC21CR0	94	RW		D4	
	15			55		ASC21CR1	95	RW		D5	
	16			56		ASC21CR2	96	RW		D6	
	17			57		ASC21CR3	97	RW		D7	
	18			58			98			D8	
	19			59			99			D9	
	1A			5A			9A			DA	
	1B			5B			9B			DB	
	1C			5C			9C			DC	
	1D			5D			9D		OSC_GO_EN	DD	RW
	1E			5E			9E		OSC_CR4	DE	RW
	1F			5F			9F		OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW		A0		OSC_CR0	E0	RW
DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	RW
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
	23		AMD_CR0	63	RW		A3		VLT_CR	E3	RW
DBB01FN	24	RW		64			A4		VLT_CMP	E4	R
DBB01IN	25	RW		65			A5			E5	
DBB01OU	26	RW	AMD_CR1	66	RW		A6			E6	
	27		ALT_CR0	67	RW		A7			E7	
DCB02FN	28	RW		68			A8		IMO_TR	E8	W
DCB02IN	29	RW		69			A9		ILO_TR	E9	W
DCB02OU	2A	RW		6A			AA		BDG_TR	EA	RW
	2B			6B			AB		ECO_TR	EB	W
DCB03FN	2C	RW		6C			AC			EC	
DCB03IN	2D	RW		6D			AD			ED	
DCB03OU	2E	RW		6E			AE			EE	
	2F			6F			AF			EF	
	30		ACB00CR3	70	RW	RDI0RI	B0	RW		F0	
	31		ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
	32		ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACB00CR2	73	RW	RDI0LT0	B3	RW		F3	
	34		ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	
	35		ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
	36		ACB01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACB01CR2	77	RW		B7		CPU_F	F7	RL
	38			78			B8			F8	
	39			79			B9			F9	
	3A			7A			BA			FA	
	3B			7B			BB			FB	
	3C			7C			BC			FC	
	3D			7D			BD			FD	
	3E			7E			BE		CPU_SCR1	FE	#
	3F			7F			BF		CPU_SCR0	FF	#

Blank fields are Reserved and should not be accessed. # Access is bit specific.

# 3. Electrical Specifications



This chapter presents the DC and AC electrical specifications of the CY8C24x23A PSoC device. For the most up to date electrical specifications, confirm that you have the most recent data sheet by going to the web at <http://www.cypress.com/psoc>.

Specifications are valid for  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$  and  $T_J \leq 100^{\circ}\text{C}$ , except where noted. Specifications for devices running at greater than 12 MHz are valid for  $-40^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$  and  $T_J \leq 82^{\circ}\text{C}$ .

Refer to Table 3-20 for the electrical specifications on the internal main oscillator (IMO) using SLIMO mode.




Figure 3-1a. Voltage versus CPU Frequency




Figure 3-1b. IMO Frequency Trim Options

The following table lists the units of measure that are used in this chapter.

Table 3-1: Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
$^{\circ}\text{C}$	degree Celsius	$\mu\text{W}$	micro watts
dB	decibels	mA	milli-ampere
fF	femto farad	ms	milli-second
Hz	hertz	mV	milli-volts
KB	1024 bytes	nA	nano ampere
Kbit	1024 bits	ns	nanosecond
kHz	kilohertz	nV	nanovolts
k $\Omega$	kilohm	$\Omega$	ohm
MHz	megahertz	pA	pico ampere
M $\Omega$	megaohm	pF	pico farad
$\mu\text{A}$	micro ampere	pp	peak-to-peak
$\mu\text{F}$	micro farad	ppm	parts per million
$\mu\text{H}$	micro henry	ps	picosecond
$\mu\text{s}$	microsecond	sps	samples per second
$\mu\text{V}$	micro volts	$\sigma$	sigma: one standard deviation
$\mu\text{Vrms}$	micro volts root-mean-square	V	volts

## 3.1 Absolute Maximum Ratings

Table 3-2. Absolute Maximum Ratings

Symbol	Description	Min	Typ	Max	Units	Notes
T <sub>STG</sub>	Storage Temperature	-55	–	+100	°C	Higher storage temperatures will reduce data retention time.
T <sub>A</sub>	Ambient Temperature with Power Applied	-40	–	+85	°C	
V <sub>DD</sub>	Supply Voltage on V <sub>DD</sub> Relative to V <sub>SS</sub>	-0.5	–	+6.0	V	
V <sub>IO</sub>	DC Input Voltage	V <sub>SS</sub> - 0.5	–	V <sub>DD</sub> + 0.5	V	
V <sub>IOZ</sub>	DC Voltage Applied to Tri-state	V <sub>SS</sub> - 0.5	–	V <sub>DD</sub> + 0.5	V	
I <sub>MIO</sub>	Maximum Current into any Port Pin	-25	–	+50	mA	
ESD	Electro Static Discharge Voltage	2000	–	–	V	Human Body Model ESD
LU	Latch-up Current	–	–	200	mA	

## 3.2 Operating Temperature

Table 3-3. Operating Temperature

Symbol	Description	Min	Typ	Max	Units	Notes
T <sub>A</sub>	Ambient Temperature	-40	–	+85	°C	
T <sub>J</sub>	Junction Temperature	-40	–	+100	°C	The temperature rise from ambient to junction is package specific. See <a href="#">"Thermal Impedances" on page 45</a> . The user must limit the power consumption to comply with this requirement.



## 3.3 DC Electrical Characteristics

### 3.3.1 DC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 3-4. DC Chip-Level Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
V <sub>DD</sub>	Supply Voltage	2.4	–	5.25	V	See DC POR and LVD specifications, <a href="#">Table 3-18 on page 27</a> .
I <sub>DD</sub>	Supply Current	–	5	8	mA	Conditions are V <sub>DD</sub> = 5.0V, T <sub>A</sub> = 25 °C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, analog power = off.
I <sub>DD3</sub>	Supply Current	–	3.3	6.0	mA	Conditions are V <sub>DD</sub> = 3.3V, T <sub>A</sub> = 25 °C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, analog power = off.
I <sub>DD27</sub>	Supply Current when IMO = 6 MHz using SLIMO mode.	–	2	4	mA	Conditions are V <sub>DD</sub> = 3.3V, T <sub>A</sub> = 25 °C, CPU = 0.75 MHz, 48 MHz = Disabled, VC1 = 0.375 MHz, VC2 = 23.44 kHz, VC3 = 0.09 kHz, analog power = off.
I <sub>SB</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, and WDT. <sup>a</sup>	–	3	6.5	μA	Conditions are with internal slow speed oscillator, V <sub>DD</sub> = 3.3V, $-40^{\circ}\text{C} \leq T_A \leq 55^{\circ}\text{C}$ , analog power = off.
I <sub>SBH</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, and WDT at high temperature. <sup>a</sup>	–	4	25	μA	Conditions are with internal slow speed oscillator, V <sub>DD</sub> = 3.3V, $55^{\circ}\text{C} < T_A \leq 85^{\circ}\text{C}$ , analog power = off.
I <sub>SBXTL</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and external crystal. <sup>a</sup>	–	4	7.5	μA	Conditions are with properly loaded, 1 μW max, 32.768 kHz crystal. V <sub>DD</sub> = 3.3V, $-40^{\circ}\text{C} \leq T_A \leq 55^{\circ}\text{C}$ , analog power = off.
I <sub>SBXTLH</sub>	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and external crystal at high temperature. <sup>a</sup>	–	5	26	μA	Conditions are with properly loaded, 1 μW max, 32.768 kHz crystal. V <sub>DD</sub> = 3.3 V, $55^{\circ}\text{C} < T_A \leq 85^{\circ}\text{C}$ , analog power = off.
V <sub>REF</sub>	Reference Voltage (Bandgap)	1.28	1.30	1.33	V	Trimmed for appropriate V <sub>DD</sub> . V <sub>DD</sub> > 3.0V.
V <sub>REF27</sub>	Reference Voltage (Bandgap)	1.16	1.30	1.33	V	Trimmed for appropriate V <sub>DD</sub> . V <sub>DD</sub> = 2.4V to 3.0V.

a. Standby current includes all functions (POR, LVD, WDT, Sleep Time) needed for reliable system operation. This should be compared with devices that have similar functions enabled.

### 3.3.2 DC General Purpose IO Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 3-5. 5V and 3.3V DC GPIO Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
R <sub>PU</sub>	Pull up Resistor	4	5.6	8	k $\Omega$	
R <sub>PD</sub>	Pull down Resistor	4	5.6	8	k $\Omega$	
V <sub>OH</sub>	High Output Level	V <sub>dd</sub> - 1.0	–	–	V	IOH = 10 mA, V <sub>dd</sub> = 4.75 to 5.25V (maximum 40 mA on even port pins (for example, P0[2], P1[4]), maximum 40 mA on odd port pins (for example, P0[3], P1[5])). 80 mA maximum combined IOH budget.
V <sub>OL</sub>	Low Output Level	–	–	0.75	V	IOL = 25 mA, V <sub>dd</sub> = 4.75 to 5.25V (maximum 100 mA on even port pins (for example, P0[2], P1[4]), maximum 100 mA on odd port pins (for example, P0[3], P1[5])). 150 mA maximum combined IOL budget.
V <sub>IL</sub>	Input Low Level	–	–	0.8	V	V <sub>dd</sub> = 3.0 to 5.25
V <sub>IH</sub>	Input High Level	2.1	–	–	V	V <sub>dd</sub> = 3.0 to 5.25
V <sub>H</sub>	Input Hysteresis	–	60	–	mV	
I <sub>IL</sub>	Input Leakage (Absolute Value)	–	1	–	nA	Gross tested to 1 $\mu\text{A}$ .
C <sub>IN</sub>	Capacitive Load on Pins as Input	–	3.5	10	pF	Package and pin dependent. Temp = $25^{\circ}\text{C}$ .
C <sub>OUT</sub>	Capacitive Load on Pins as Output	–	3.5	10	pF	Package and pin dependent. Temp = $25^{\circ}\text{C}$ .

**Table 3-6. 2.7V DC GPIO Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
R <sub>PU</sub>	Pull up Resistor	4	5.6	8	k $\Omega$	
R <sub>PD</sub>	Pull down Resistor	4	5.6	8	k $\Omega$	
V <sub>OH</sub>	High Output Level	V <sub>dd</sub> - 0.4	–	–	V	IOH = 2 mA (6.25 Typ), V <sub>dd</sub> = 2.4 to 3.0V (16 mA maximum, 50 mA Typ combined IOH budget).
V <sub>OL</sub>	Low Output Level	–	–	0.75	V	IOL = 11.25 mA, V <sub>dd</sub> = 2.4 to 3.0V (90 mA maximum combined IOL budget).
V <sub>IL</sub>	Input Low Level	–	–	0.8	V	V <sub>dd</sub> = 2.4 to 3.0
V <sub>IH</sub>	Input High Level	2.0	–	–	V	V <sub>dd</sub> = 2.4 to 3.0
V <sub>H</sub>	Input Hysteresis	–	90	–	mV	
I <sub>IL</sub>	Input Leakage (Absolute Value)	–	1	–	nA	Gross tested to 1 $\mu\text{A}$ .
C <sub>IN</sub>	Capacitive Load on Pins as Input	–	3.5	10	pF	Package and pin dependent. Temp = $25^{\circ}\text{C}$ .
C <sub>OUT</sub>	Capacitive Load on Pins as Output	–	3.5	10	pF	Package and pin dependent. Temp = $25^{\circ}\text{C}$ .

### 3.3.3 DC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at  $25^{\circ}\text{C}$  and are for design guidance only.

The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Cap PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block. Typical parameters apply to 5V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 3-7. 5V DC Operational Amplifier Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
$V_{\text{OSOA}}$	Input Offset Voltage (absolute value)					
	Power = Low, Opamp Bias = High	–	1.6	10	mV	
	Power = Medium, Opamp Bias = High	–	1.3	8	mV	
	Power = High, Opamp Bias = High	–	1.2	7.5	mV	
$\text{TCV}_{\text{OSOA}}$	Average Input Offset Voltage Drift	–	7.0	35.0	$\mu\text{V}/^{\circ}\text{C}$	
$I_{\text{EBOA}}$	Input Leakage Current (Port 0 Analog Pins)	–	20	–	pA	Gross tested to 1 $\mu\text{A}$ .
$C_{\text{INOA}}$	Input Capacitance (Port 0 Analog Pins)	–	4.5	9.5	pF	Package and pin dependent. Temp = $25^{\circ}\text{C}$ .
$V_{\text{CMOA}}$	Common Mode Voltage Range	0.0	–	Vdd	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
	Common Mode Voltage Range (high power or high opamp bias)	0.5	–	Vdd - 0.5		
$G_{\text{OLOA}}$	Open Loop Gain		–	–	dB	Specification is applicable at high power. For all other bias modes (except high power, high opamp bias), minimum is 60 dB.
	Power = Low, Opamp Bias = High	60				
	Power = Medium, Opamp Bias = High	60				
	Power = High, Opamp Bias = High	80				
$V_{\text{OHIGHOA}}$	High Output Voltage Swing (internal signals)					
	Power = Low, Opamp Bias = High	Vdd - 0.2	–	–	V	
	Power = Medium, Opamp Bias = High	Vdd - 0.2	–	–	V	
	Power = High, Opamp Bias = High	Vdd - 0.5	–	–	V	
$V_{\text{LOWOA}}$	Low Output Voltage Swing (internal signals)					
	Power = Low, Opamp Bias = High	–	–	0.2	V	
	Power = Medium, Opamp Bias = High	–	–	0.2	V	
	Power = High, Opamp Bias = High	–	–	0.5	V	
$I_{\text{SOA}}$	Supply Current (including associated AGND buffer)					
	Power = Low, Opamp Bias = High	–	150	200	$\mu\text{A}$	
	Power = Low, Opamp Bias = High	–	300	400	$\mu\text{A}$	
	Power = Medium, Opamp Bias = High	–	600	800	$\mu\text{A}$	
	Power = Medium, Opamp Bias = High	–	1200	1600	$\mu\text{A}$	
	Power = High, Opamp Bias = High	–	2400	3200	$\mu\text{A}$	
	Power = High, Opamp Bias = High	–	4600	6400	$\mu\text{A}$	
$\text{PSRR}_{\text{OA}}$	Supply Voltage Rejection Ratio	64	–	–	dB	$0\text{V} \leq V_{\text{IN}} \leq (\text{Vdd} - 2.30)$ or $(\text{Vdd} - 1.25\text{V}) \leq V_{\text{IN}} \leq \text{Vdd}$ .

Table 3-8. 3.3V DC Operational Amplifier Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
V <sub>O</sub> SOA	Input Offset Voltage (absolute value)					
	Power = Low, Opamp Bias = High	–	1.65	10	mV	
	Power = Medium, Opamp Bias = High High Power is 5 Volts Only	–	1.32	8	mV	
TCV <sub>O</sub> SOA	Average Input Offset Voltage Drift	–	7.0	35.0	μV/°C	
I <sub>E</sub> BOA	Input Leakage Current (Port 0 Analog Pins)	–	20	–	pA	Gross tested to 1 μA.
C <sub>I</sub> NOA	Input Capacitance (Port 0 Analog Pins)	–	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C.
V <sub>C</sub> MOA	Common Mode Voltage Range	0.2	–	V <sub>dd</sub> - 0.2	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G <sub>O</sub> LOA	Open Loop Gain		–	–	dB	Specification is applicable at high power. For all other bias modes (except high power, high opamp bias), minimum is 60 dB.
	Power = Low, Opamp Bias = Low	60				
	Power = Medium, Opamp Bias = Low Power = High, Opamp Bias = Low	60 80				
V <sub>O</sub> HIGHOA	High Output Voltage Swing (internal signals)					
	Power = Low, Opamp Bias = Low	V <sub>dd</sub> - 0.2	–	–	V	
	Power = Medium, Opamp Bias = Low Power = High is 5V only	V <sub>dd</sub> - 0.2 V <sub>dd</sub> - 0.2	– –	– –	V V	
V <sub>O</sub> LOWOA	Low Output Voltage Swing (internal signals)					
	Power = Low, Opamp Bias = Low	–	–	0.2	V	
	Power = Medium, Opamp Bias = Low Power = High, Opamp Bias = Low	– –	– –	0.2 0.2	V V	
I <sub>S</sub> O	Supply Current (including associated AGND buffer)					
	Power = Low, Opamp Bias = Low	–	150	200	μA	
	Power = Low, Opamp Bias = High	–	300	400	μA	
	Power = Medium, Opamp Bias = Low	–	600	800	μA	
	Power = Medium, Opamp Bias = High	–	1200	1600	μA	
	Power = High, Opamp Bias = Low Power = High, Opamp Bias = High	– –	2400 4600	3200 6400	μA μA	
PSRR <sub>OA</sub>	Supply Voltage Rejection Ratio	64	–	–	dB	0V ≤ V <sub>IN</sub> ≤ (V <sub>dd</sub> - 2.30) or (V <sub>dd</sub> - 1.25V) ≤ V <sub>IN</sub> ≤ V <sub>dd</sub> .

Table 3-9. 2.7V DC Operational Amplifier Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
V <sub>O</sub> SOA	Input Offset Voltage (absolute value)					
	Power = Low, Opamp Bias = High	–	1.65	10	mV	
	Power = Medium, Opamp Bias = High High Power is 5 Volts Only	–	1.32	8	mV	
TCV <sub>O</sub> SOA	Average Input Offset Voltage Drift	–	7.0	35.0	μV/°C	
I <sub>E</sub> BOA	Input Leakage Current (Port 0 Analog Pins)	–	20	–	pA	Gross tested to 1 μA.
C <sub>I</sub> NOA	Input Capacitance (Port 0 Analog Pins)	–	4.5	9.5	pF	Package and pin dependent. Temp = 25 °C.
V <sub>C</sub> MOA	Common Mode Voltage Range	0.2	–	V <sub>dd</sub> - 0.2	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G <sub>O</sub> LOA	Open Loop Gain		–	–	dB	Specification is applicable at high power. For all other bias modes (except high power, high opamp bias), minimum is 60 dB.
	Power = Low, Opamp Bias = Low	60				
	Power = Medium, Opamp Bias = Low Power = High	60 80				
V <sub>O</sub> HIGHOA	High Output Voltage Swing (internal signals)					
	Power = Low, Opamp Bias = Low	V <sub>dd</sub> - 0.2	–	–	V	
	Power = Medium, Opamp Bias = Low Power = High is 5V only	V <sub>dd</sub> - 0.2 V <sub>dd</sub> - 0.2	– –	– –	V V	
V <sub>O</sub> LOWOA	Low Output Voltage Swing (internal signals)					
	Power = Low, Opamp Bias = Low	–	–	0.2	V	
	Power = Medium, Opamp Bias = Low Power = High, Opamp Bias = Low	– –	– –	0.2 0.2	V V	
I <sub>S</sub> OA	Supply Current (including associated AGND buffer)					
	Power = Low, Opamp Bias = Low	–	150	200	μA	
	Power = Low, Opamp Bias = High	–	300	400	μA	
	Power = Medium, Opamp Bias = Low	–	600	800	μA	
	Power = Medium, Opamp Bias = High	–	1200	1600	μA	
	Power = High, Opamp Bias = Low Power = High, Opamp Bias = High	– –	2400 4600	3200 6400	μA μA	
PSRR <sub>OA</sub>	Supply Voltage Rejection Ratio	64	–	–	dB	0V ≤ V <sub>IN</sub> ≤ (V <sub>dd</sub> - 2.30) or (V <sub>dd</sub> - 1.25V) ≤ V <sub>IN</sub> ≤ V <sub>dd</sub> .

### 3.3.4 DC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 3-10. 5V DC Analog Output Buffer Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
$V_{OSOB}$	Input Offset Voltage (Absolute Value)	–	3	12	mV	
$TCV_{OSOB}$	Average Input Offset Voltage Drift	–	+6	–	$\mu\text{V}/^{\circ}\text{C}$	
$V_{CMOB}$	Common-Mode Input Voltage Range	0.5	–	Vdd - 1.0	V	
$R_{OUTOB}$	Output Resistance Power = Low Power = High	– –	1 1	– –	$\Omega$ $\Omega$	
$V_{OHIGHOB}$	High Output Voltage Swing (Load = 32 ohms to Vdd/2) Power = Low Power = High	$0.5 \times V_{dd} + 1.1$ $0.5 \times V_{dd} + 1.1$	– –	– –	V V	
$V_{OLOWOB}$	Low Output Voltage Swing (Load = 32 ohms to Vdd/2) Power = Low Power = High	– –	– –	$0.5 \times V_{dd} - 1.3$ $0.5 \times V_{dd} - 1.3$	V V	
$I_{SOB}$	Supply Current Including Bias Cell (No Load) Power = Low Power = High	– –	1.1 2.6	5.1 8.8	mA mA	
$PSRR_{OB}$	Supply Voltage Rejection Ratio	52	–	–	dB	$V_{OUT} > (V_{dd} - 1.25)$

**Table 3-11. 3.3V DC Analog Output Buffer Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
$V_{OSOB}$	Input Offset Voltage (Absolute Value)	–	3	12	mV	
$TCV_{OSOB}$	Average Input Offset Voltage Drift	–	+6	–	$\mu\text{V}/^{\circ}\text{C}$	
$V_{CMOB}$	Common-Mode Input Voltage Range	0.5	–	Vdd - 1.0	V	
$R_{OUTOB}$	Output Resistance Power = Low Power = High	– –	1 1	– –	$\Omega$ $\Omega$	
$V_{OHIGHOB}$	High Output Voltage Swing (Load = 1k ohms to Vdd/2) Power = Low Power = High	$0.5 \times V_{dd} + 1.0$ $0.5 \times V_{dd} + 1.0$	– –	– –	V V	
$V_{OLOWOB}$	Low Output Voltage Swing (Load = 1k ohms to Vdd/2) Power = Low Power = High	– –	– –	$0.5 \times V_{dd} - 1.0$ $0.5 \times V_{dd} - 1.0$	V V	
$I_{SOB}$	Supply Current Including Bias Cell (No Load) Power = Low Power = High	– –	0.8 2.0	2.0 4.3	mA mA	
$PSRR_{OB}$	Supply Voltage Rejection Ratio	52	–	–	dB	$V_{OUT} > (V_{dd} - 1.25)$

Table 3-12. 2.7V DC Analog Output Buffer Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
$V_{OSOB}$	Input Offset Voltage (Absolute Value)	–	3	12	mV	
$TCV_{OSOB}$	Average Input Offset Voltage Drift	–	+6	–	$\mu\text{V}/^\circ\text{C}$	
$V_{CMOB}$	Common-Mode Input Voltage Range	0.5	-	$V_{DD} - 1.0$	V	
$R_{OUTOB}$	Output Resistance					
	Power = Low	–	1	–	$\Omega$	
	Power = High	–	1	–	$\Omega$	
$V_{OHIGHOB}$	High Output Voltage Swing (Load = 1k ohms to $V_{DD}/2$ )					
	Power = Low	$0.5 \times V_{DD} + 0.2$	–	–	V	
	Power = High	$0.5 \times V_{DD} + 0.2$	–	–	V	
$V_{LOWOB}$	Low Output Voltage Swing (Load = 1k ohms to $V_{DD}/2$ )					
	Power = Low	–	–	$0.5 \times V_{DD} - 0.7$	V	
	Power = High	–	–	$0.5 \times V_{DD} - 0.7$	V	
$I_{SOB}$	Supply Current Including Bias Cell (No Load)					
	Power = Low		0.8	2.0	mA	
	Power = High	–	2.0	4.3	mA	
$PSRR_{OB}$	Supply Voltage Rejection Ratio	52	–	–	dB	$V_{OUT} > (V_{DD} - 1.25)$


### 3.3.5 DC Switch Mode Pump Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 3-13. DC Switch Mode Pump (SMP) Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
$V_{\text{PUMP } 5\text{V}}$	5V Output Voltage from Pump	4.75	5.0	5.25	V	Configuration of footnote <sup>a</sup> . Average, neglecting ripple. SMP trip voltage is set to 5.0V.
$V_{\text{PUMP } 3\text{V}}$	3.3V Output Voltage from Pump	3.00	3.25	3.60	V	Configuration of footnote <sup>a</sup> . Average, neglecting ripple. SMP trip voltage is set to 3.25V.
$V_{\text{PUMP } 2\text{V}}$	2.6V Output Voltage from Pump	2.45	2.55	2.80	V	Configuration of footnote <sup>a</sup> . Average, neglecting ripple. SMP trip voltage is set to 2.55V.
$I_{\text{PUMP}}$	Available Output Current $V_{\text{BAT}} = 1.8\text{V}$ , $V_{\text{PUMP}} = 5.0\text{V}$ $V_{\text{BAT}} = 1.5\text{V}$ , $V_{\text{PUMP}} = 3.25\text{V}$ $V_{\text{BAT}} = 1.3\text{V}$ , $V_{\text{PUMP}} = 2.55\text{V}$	5 8 8	– – –	– – –	mA mA mA	Configuration of footnote <sup>a</sup> . SMP trip voltage is set to 5.0V. SMP trip voltage is set to 3.25V. SMP trip voltage is set to 2.55V.
$V_{\text{BAT}5\text{V}}$	Input Voltage Range from Battery	1.8	–	5.0	V	Configuration of footnote <sup>a</sup> . SMP trip voltage is set to 5.0V.
$V_{\text{BAT}3\text{V}}$	Input Voltage Range from Battery	1.0	–	3.3	V	Configuration of footnote <sup>a</sup> . SMP trip voltage is set to 3.25V.
$V_{\text{BAT}2\text{V}}$	Input Voltage Range from Battery	1.0	–	3.0	V	Configuration of footnote <sup>a</sup> . SMP trip voltage is set to 2.55V.
$V_{\text{BATSTART}}$	Minimum Input Voltage from Battery to Start Pump	1.2	–	–	V	Configuration of footnote <sup>a</sup> . $0^{\circ}\text{C} \leq T_A \leq 100$ . 1.25V at $T_A = -40^{\circ}\text{C}$ .
$\Delta V_{\text{PUMP\_Line}}$	Line Regulation (over $V_{\text{BAT}}$ range)	–	5	–	% $V_{\text{O}}$	Configuration of footnote <sup>a</sup> . $V_{\text{O}}$ is the "Vdd Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, <a href="#">Table 3-18 on page 27</a> .
$\Delta V_{\text{PUMP\_Load}}$	Load Regulation	–	5	–	% $V_{\text{O}}$	Configuration of footnote <sup>a</sup> . $V_{\text{O}}$ is the "Vdd Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, <a href="#">Table 3-18 on page 27</a> .
$\Delta V_{\text{PUMP\_Ripple}}$	Output Voltage Ripple (depends on capacitor/load)	–	100	–	mVpp	Configuration of footnote <sup>a</sup> . Load is 5 mA.
$E_3$	Efficiency	35	50	–	%	Configuration of footnote <sup>a</sup> . Load is 5 mA. SMP trip voltage is set to 3.25V.
$E_2$	Efficiency					
$F_{\text{PUMP}}$	Switching Frequency	–	1.3	–	MHz	
$\text{DC}_{\text{PUMP}}$	Switching Duty Cycle	–	50	–	%	

a.  $L_1 = 2 \mu\text{H}$  inductor,  $C_1 = 10 \mu\text{F}$  capacitor,  $D_1 =$  Schottky diode. See Figure 3-2.



**Figure 3-2. Basic Switch Mode Pump Circuit**



### 3.3.6 DC Analog Reference Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at  $25^{\circ}\text{C}$  and are for design guidance only.

The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control register. The limits stated for AGND include the offset error of the AGND buffer local to the Analog Continuous Time PSoC block. Reference control power is high.

**Table 3-14. 5V DC Analog Reference Specifications**

Symbol	Description	Min	Typ	Max	Units
BG	Bandgap Voltage Reference	1.28	1.30	1.33	V
–	AGND = Vdd/2	Vdd/2 - 0.04	Vdd/2 - 0.01	Vdd/2 + 0.007	V
–	AGND = 2 x BandGap	2 x BG - 0.048	2 x BG - 0.030	2 x BG + 0.024	V
–	AGND = P2[4] (P2[4] = Vdd/2)	P2[4] - 0.011	P2[4]	P2[4] + 0.011	V
–	AGND = BandGap	BG - 0.009	BG + 0.008	BG + 0.016	V
–	AGND = 1.6 x BandGap	1.6 x BG - 0.022	1.6 x BG - 0.010	1.6 x BG + 0.018	V
–	AGND Block to Block Variation (AGND = Vdd/2)	-0.034	0.000	0.034	V
–	RefHi = Vdd/2 + BandGap	Vdd/2 + BG - 0.10	Vdd/2 + BG	Vdd/2 + BG + 0.10	V
–	RefHi = 3 x BandGap	3 x BG - 0.06	3 x BG	3 x BG + 0.06	V
–	RefHi = 2 x BandGap + P2[6] (P2[6] = 1.3V)	2 x BG + P2[6] - 0.113	2 x BG + P2[6] - 0.018	2 x BG + P2[6] + 0.077	V
–	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)	P2[4] + BG - 0.130	P2[4] + BG - 0.016	P2[4] + BG + 0.098	V
–	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)	P2[4] + P2[6] - 0.133	P2[4] + P2[6] - 0.016	P2[4] + P2[6] + 0.100	V
–	RefHi = 3.2 x BandGap	3.2 x BG - 0.112	3.2 x BG	3.2 x BG + 0.076	V
–	RefLo = Vdd/2 – BandGap	Vdd/2 - BG - 0.04	Vdd/2 - BG + 0.024	Vdd/2 - BG + 0.04	V
–	RefLo = BandGap	BG - 0.06	BG	BG + 0.06	V
–	RefLo = 2 x BandGap - P2[6] (P2[6] = 1.3V)	2 x BG - P2[6] - 0.084	2 x BG - P2[6] + 0.025	2 x BG - P2[6] + 0.134	V
–	RefLo = P2[4] – BandGap (P2[4] = Vdd/2)	P2[4] - BG - 0.056	P2[4] - BG + 0.026	P2[4] - BG + 0.107	V
–	RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)	P2[4] - P2[6] - 0.057	P2[4] - P2[6] + 0.026	P2[4] - P2[6] + 0.110	V

**Table 3-15. 3.3V DC Analog Reference Specifications**

Symbol	Description	Min	Typ	Max	Units
BG	Bandgap Voltage Reference	1.28	1.30	1.33	V
–	AGND = Vdd/2	Vdd/2 - 0.03	Vdd/2 - 0.01	Vdd/2 + 0.005	V
–	AGND = 2 x BandGap	Not Allowed			
–	AGND = P2[4] (P2[4] = Vdd/2)	P2[4] - 0.008	P2[4] + 0.001	P2[4] + 0.009	V
–	AGND = BandGap	BG - 0.009	BG + 0.005	BG + 0.015	V
–	AGND = 1.6 x BandGap	1.6 x BG - 0.027	1.6 x BG - 0.010	1.6 x BG + 0.018	V
–	AGND Column to Column Variation (AGND = Vdd/2)	-0.034	0.000	0.034	mV
–	RefHi = Vdd/2 + BandGap	Not Allowed			
–	RefHi = 3 x BandGap	Not Allowed			
–	RefHi = 2 x BandGap + P2[6] (P2[6] = 0.5V)	Not Allowed			
–	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)	Not Allowed			
–	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)	P2[4] + P2[6] - 0.075	P2[4] + P2[6] - 0.009	P2[4] + P2[6] + 0.057	V
–	RefHi = 3.2 x BandGap	Not Allowed			
–	RefLo = Vdd/2 - BandGap	Not Allowed			
–	RefLo = BandGap	Not Allowed			
–	RefLo = 2 x BandGap - P2[6] (P2[6] = 0.5V)	Not Allowed			
–	RefLo = P2[4] – BandGap (P2[4] = Vdd/2)	Not Allowed			
–	RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)	P2[4] - P2[6] - 0.048	P2[4] - P2[6] + 0.022	P2[4] - P2[6] + 0.092	V

Table 3-16. 2.7V DC Analog Reference Specifications

Symbol	Description	Min	Typ	Max	Units
BG	Bandgap Voltage Reference	1.16	1.30	1.33	V
–	AGND = Vdd/2	Vdd/2 - 0.03	Vdd/2 - 0.01	Vdd/2 + 0.01	V
–	AGND = 2 x BandGap	Not Allowed			
–	AGND = P2[4] (P2[4] = Vdd/2)	P2[4] - 0.01	P2[4]	P2[4] + 0.01	V
–	AGND = BandGap	BG - 0.01	BG	BG + 0.015	V
–	AGND = 1.6 x BandGap	Not Allowed			
–	AGND Column to Column Variation (AGND = Vdd/2)	-0.034	0.000	0.034	mV
–	RefHi = Vdd/2 + BandGap	Not Allowed			
–	RefHi = 3 x BandGap	Not Allowed			
–	RefHi = 2 x BandGap + P2[6] (P2[6] = 0.5V)	Not Allowed			
–	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)	Not Allowed			
–	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)	P2[4] + P2[6] - 0.08	P2[4] + P2[6] - 0.01	P2[4] + P2[6] + 0.06	V
–	RefHi = 3.2 x BandGap	Not Allowed			
–	RefLo = Vdd/2 - BandGap	Not Allowed			
–	RefLo = BandGap	Not Allowed			
–	RefLo = 2 x BandGap - P2[6] (P2[6] = 0.5V)	Not Allowed			
–	RefLo = P2[4] - BandGap (P2[4] = Vdd/2)	Not Allowed			
–	RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)	P2[4] - P2[6] - 0.05	P2[4]- P2[6] + 0.01	P2[4] - P2[6] + 0.09	V

### 3.3.7 DC Analog PSoC Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at  $25^{\circ}\text{C}$  and are for design guidance only.

Table 3-17. DC Analog PSoC Block Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
R <sub>CT</sub>	Resistor Unit Value (Continuous Time)	–	12.2	–	kΩ	
C <sub>SC</sub>	Capacitor Unit Value (Switch Cap)	–	80	–	fF	

### 3.3.8 DC POR, SMP, and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Note** The bits PORLEV and VM in the table below refer to bits in the VLT\_CR register. See the *PSoC Mixed Signal Array Technical Reference Manual* for more information on the VLT\_CR register.

**Table 3-18. DC POR and LVD Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
$V_{PPOR0}$	Vdd Value for PPOR Trip PORLEV[1:0] = 00b		2.36	2.40	V	Vdd must be greater than or equal to 2.5V during startup, reset from the XRES pin, or reset from Watchdog.
$V_{PPOR1}$	PORLEV[1:0] = 01b	–	2.82	2.95	V	
$V_{PPOR2}$	PORLEV[1:0] = 10b		4.55	4.70	V	
$V_{LVD0}$	Vdd Value for LVD Trip VM[2:0] = 000b	2.40	2.45	2.51 <sup>a</sup>	V	
$V_{LVD1}$	VM[2:0] = 001b	2.85	2.92	2.99 <sup>b</sup>	V	
$V_{LVD2}$	VM[2:0] = 010b	2.95	3.02	3.09	V	
$V_{LVD3}$	VM[2:0] = 011b	3.06	3.13	3.20	V	
$V_{LVD4}$	VM[2:0] = 100b	4.37	4.48	4.55	V	
$V_{LVD5}$	VM[2:0] = 101b	4.50	4.64	4.75	V	
$V_{LVD6}$	VM[2:0] = 110b	4.62	4.73	4.83	V	
$V_{LVD7}$	VM[2:0] = 111b	4.71	4.81	4.95	V	
$V_{PUMP0}$	Vdd Value for SMP Trip VM[2:0] = 000b	2.50	2.55	2.62 <sup>c</sup>	V	
$V_{PUMP1}$	VM[2:0] = 001b	2.96	3.02	3.09	V	
$V_{PUMP2}$	VM[2:0] = 010b	3.03	3.10	3.16	V	
$V_{PUMP3}$	VM[2:0] = 011b	3.18	3.25	3.32 <sup>d</sup>	V	
$V_{PUMP4}$	VM[2:0] = 100b	4.54	4.64	4.74	V	
$V_{PUMP5}$	VM[2:0] = 101b	4.62	4.73	4.83	V	
$V_{PUMP6}$	VM[2:0] = 110b	4.71	4.82	4.92	V	
$V_{PUMP7}$	VM[2:0] = 111b	4.89	5.00	5.12	V	

a. Always greater than 50 mV above  $V_{PPOR}$  (PORLEV=00) for falling supply.

b. Always greater than 50 mV above  $V_{PPOR}$  (PORLEV=01) for falling supply.

c. Always greater than 50 mV above  $V_{LVD0}$ .

d. Always greater than 50 mV above  $V_{LVD3}$ .

### 3.3.9 DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.

**Table 3-19. DC Programming Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
V <sub>ddIWRITE</sub>	Supply Voltage for Flash Write Operations	2.70	–	–	V	
I <sub>DDP</sub>	Supply Current During Programming or Verify	–	5	25	mA	
V <sub>ILP</sub>	Input Low Voltage During Programming or Verify	–	–	0.8	V	
V <sub>IHP</sub>	Input High Voltage During Programming or Verify	2.1	–	–	V	
I <sub>ILP</sub>	Input Current when Applying V <sub>ilp</sub> to P1[0] or P1[1] During Programming or Verify	–	–	0.2	mA	Driving internal pull-down resistor.
I <sub>IHP</sub>	Input Current when Applying V <sub>ihp</sub> to P1[0] or P1[1] During Programming or Verify	–	–	1.5	mA	Driving internal pull-down resistor.
V <sub>OLV</sub>	Output Low Voltage During Programming or Verify	–	–	V <sub>ss</sub> + 0.75	V	
V <sub>OHV</sub>	Output High Voltage During Programming or Verify	V <sub>dd</sub> - 1.0	–	V <sub>dd</sub>	V	
Flash <sub>ENPB</sub>	Flash Endurance (per block)	50,000	–	–	–	Erase/write cycles per block.
Flash <sub>ENT</sub>	Flash Endurance (total) <sup>a</sup>	1,800,000	–	–	–	Erase/write cycles.
Flash <sub>DR</sub>	Flash Data Retention	10	–	–	Years	

- a. A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36x50,000 and that no single block ever sees more than 50,000 cycles).

For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 at <http://www.cypress.com> under Application Notes for more information.

## 3.4 AC Electrical Characteristics

### 3.4.1 AC Chip-Level Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 3-20. 5V and 3.3V AC Chip-Level Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
F <sub>IMO24</sub>	Internal Main Oscillator Frequency for 24 MHz	23.4	24	24.6 <sup>a,b,c</sup>	MHz	Trimmed for 5V or 3.3V operation using factory trim values. See Figure 3-1b on page 15. SLIMO Mode = 0.
F <sub>IMO6</sub>	Internal Main Oscillator Frequency for 6 MHz	5.75	6	6.35 <sup>a,b,c</sup>	MHz	Trimmed for 5V or 3.3V operation using factory trim values. See Figure 3-1b on page 15. SLIMO Mode = 1.
F <sub>CPU1</sub>	CPU Frequency (5V Nominal)	0.93	24	24.6 <sup>a,b</sup>	MHz	
F <sub>CPU2</sub>	CPU Frequency (3.3V Nominal)	0.93	12	12.3 <sup>b,c</sup>	MHz	
F <sub>48M</sub>	Digital PSoC Block Frequency	0	48	49.2 <sup>a,b,d</sup>	MHz	Refer to the AC Digital Block Specifications below.
F <sub>24M</sub>	Digital PSoC Block Frequency	0	24	24.6 <sup>b,d</sup>	MHz	
F <sub>32K1</sub>	Internal Low Speed Oscillator Frequency	15	32	64	kHz	
F <sub>32K2</sub>	External Crystal Oscillator	–	32.768	–	kHz	Accuracy is capacitor and crystal dependent. 50% duty cycle.
F <sub>PLL</sub>	PLL Frequency	–	23.986	–	MHz	Is a multiple (x732) of crystal frequency.
Jitter24M2	24 MHz Period Jitter (PLL)	–	–	600	ps	
T <sub>PLLSLEW</sub>	PLL Lock Time	0.5	–	10	ms	
T <sub>PLLSLEWS-LOW</sub>	PLL Lock Time for Low Gain Setting	0.5	–	50	ms	
T <sub>OS</sub>	External Crystal Oscillator Startup to 1%	–	1700	2620	ms	
T <sub>OSACC</sub>	External Crystal Oscillator Startup to 100 ppm	–	2800	3800	ms	The crystal oscillator frequency is within 100 ppm of its final value by the end of the T <sub>OSACC</sub> period. Correct operation assumes a properly loaded 1 uW maximum drive level 32.768 kHz crystal. 3.0V ≤ V <sub>dd</sub> ≤ 5.5V, $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ .
Jitter32k	32 kHz Period Jitter	–	100	–	ns	
T <sub>XRST</sub>	External Reset Pulse Width	10	–	–	μs	
DC24M	24 MHz Duty Cycle	40	50	60	%	
Step24M	24 MHz Trim Step Size	–	50	–	kHz	
F <sub>out48M</sub>	48 MHz Output Frequency	46.8	48.0	49.2 <sup>a,c</sup>	MHz	Trimmed. Utilizing factory trim values.
Jitter24M1P	24 MHz Period Jitter (IMO) Peak-to-Peak	–	300	–	ps	
Jitter24M1R	24 MHz Period Jitter (IMO) Root Mean Squared	–	–	600	ps	
F <sub>MAX</sub>	Maximum frequency of signal on row input or row output.	–	–	12.3	MHz	
T <sub>RAMP</sub>	Supply Ramp Time	0	–	–	μs	

a. 4.75V < V<sub>dd</sub> < 5.25V.

b. Accuracy derived from Internal Main Oscillator with appropriate trim for V<sub>dd</sub> range.

c. 3.0V < V<sub>dd</sub> < 3.6V. See Application Note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" for information on trimming for operation at 3.3V.

d. See the individual user module data sheets for information on maximum frequencies for user modules.

Table 3-21. 2.7V AC Chip-Level Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
F <sub>IMO12</sub>	Internal Main Oscillator Frequency for 12 MHz	11.5	12	12.7 <sup>a,b,c</sup>	MHz	Trimmed for 2.7V operation using factory trim values. See Figure 3-1b on page 15. SLIMO Mode = 1.
F <sub>IMO6</sub>	Internal Main Oscillator Frequency for 6 MHz	5.75	6	6.35 <sup>a,b,c</sup>	MHz	Trimmed for 2.7V operation using factory trim values. See Figure 3-1b on page 15. SLIMO Mode = 1.
F <sub>CPU1</sub>	CPU Frequency (2.7V Nominal)	0.93	3	3.15 <sup>a,b</sup>	MHz	
F <sub>BLK27</sub>	Digital PSoC Block Frequency (2.7V Nominal)	0	12	12.7 <sup>a,b,c</sup>	MHz	Refer to the AC Digital Block Specifications below.
F <sub>32K1</sub>	Internal Low Speed Oscillator Frequency	8	32	96	kHz	
Jitter32k	32 kHz Period Jitter	–	150		ns	
T <sub>XRST</sub>	External Reset Pulse Width	10	–	–	μs	
DC12M	12 MHz Duty Cycle	40	50	60	%	
Jitter12M1P	12 MHz Period Jitter (IMO) Peak-to-Peak	–	340		ps	
Jitter12M1R	12 MHz Period Jitter (IMO) Root Mean Squared	–	–	600	ps	
F <sub>MAX</sub>	Maximum frequency of signal on row input or row output.	–	–	12.7	MHz	
T <sub>RAMP</sub>	Supply Ramp Time	0	–	–	μs	

- a. 2.4V < V<sub>dd</sub> < 3.0V.
- b. Accuracy derived from Internal Main Oscillator with appropriate trim for V<sub>dd</sub> range.
- c. See Application Note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" for information on maximum frequency for User Modules.




Figure 3-3. PLL Lock Timing Diagram




Figure 3-4. PLL Lock for Low Gain Setting Timing Diagram




Figure 3-5. External Crystal Oscillator Startup Timing Diagram




Figure 3-6. 24 MHz Period Jitter (IMO) Timing Diagram




Figure 3-7. 32 kHz Period Jitter (ECO) Timing Diagram

### 3.4.2 AC General Purpose IO Specifications


The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 3-22. 5V and 3.3V AC GPIO Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
$F_{\text{GPIO}}$	GPIO Operating Frequency	0	–	12	MHz	Normal Strong Mode
$T_{\text{RiseF}}$	Rise Time, Normal Strong Mode, Clload = 50 pF	3	–	18	ns	Vdd = 4.5 to 5.25V, 10% - 90%
$T_{\text{FallF}}$	Fall Time, Normal Strong Mode, Clload = 50 pF	2	–	18	ns	Vdd = 4.5 to 5.25V, 10% - 90%
$T_{\text{RiseS}}$	Rise Time, Slow Strong Mode, Clload = 50 pF	10	27	–	ns	Vdd = 3 to 5.25V, 10% - 90%
$T_{\text{FallS}}$	Fall Time, Slow Strong Mode, Clload = 50 pF	10	22	–	ns	Vdd = 3 to 5.25V, 10% - 90%

**Table 3-23. 2.7V AC GPIO Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
$F_{\text{GPIO}}$	GPIO Operating Frequency	0	–	3	MHz	Normal Strong Mode
$T_{\text{RiseF}}$	Rise Time, Normal Strong Mode, Clload = 50 pF	6	–	50	ns	Vdd = 2.4 to 3.0V, 10% - 90%
$T_{\text{FallF}}$	Fall Time, Normal Strong Mode, Clload = 50 pF	6	–	50	ns	Vdd = 2.4 to 3.0V, 10% - 90%
$T_{\text{RiseS}}$	Rise Time, Slow Strong Mode, Clload = 50 pF	18	40	120	ns	Vdd = 2.4 to 3.0V, 10% - 90%
$T_{\text{FallS}}$	Fall Time, Slow Strong Mode, Clload = 50 pF	18	40	120	ns	Vdd = 2.4 to 3.0V, 10% - 90%



**Figure 3-8. GPIO Timing Diagram**



### 3.4.3 AC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at  $25^{\circ}\text{C}$  and are for design guidance only.

Settling times, slew rates, and gain bandwidth are based on the Analog Continuous Time PSoC block.

Power = High and Opamp Bias = High is not supported at 3.3V and 2.7V.

**Table 3-24. 5V AC Operational Amplifier Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
$T_{ROA}$	Rising Settling Time from 80% of $\Delta V$ to 0.1% of $\Delta V$ (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	–	–	3.9	$\mu\text{s}$	
	Power = Medium, Opamp Bias = High	–	–	0.72	$\mu\text{s}$	
$T_{SOA}$	Falling Settling Time from 20% of $\Delta V$ to 0.1% of $\Delta V$ (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	–	–	5.9	$\mu\text{s}$	
	Power = Medium, Opamp Bias = High	–	–	0.92	$\mu\text{s}$	
$SR_{ROA}$	Rising Slew Rate (20% to 80%)(10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.15	–	–	$\text{V}/\mu\text{s}$	
	Power = Medium, Opamp Bias = High	1.7	–	–	$\text{V}/\mu\text{s}$	
$SR_{FOA}$	Falling Slew Rate (20% to 80%)(10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.01	–	–	$\text{V}/\mu\text{s}$	
	Power = Medium, Opamp Bias = High	0.5	–	–	$\text{V}/\mu\text{s}$	
$BW_{OA}$	Gain Bandwidth Product					
	Power = Low, Opamp Bias = Low	0.75	–	–	MHz	
	Power = Medium, Opamp Bias = High	3.1	–	–	MHz	
$E_{NOA}$	Noise at 1 kHz (Power = Medium, Opamp Bias = High)	–	100	–	$\text{nV}/\text{rt-Hz}$	

**Table 3-25. 3.3V AC Operational Amplifier Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
$T_{ROA}$	Rising Settling Time from 80% of $\Delta V$ to 0.1% of $\Delta V$ (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	–	–	3.92	$\mu\text{s}$	
$T_{SOA}$	Falling Settling Time from 20% of $\Delta V$ to 0.1% of $\Delta V$ (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	–	–	5.41	$\mu\text{s}$	
$SR_{ROA}$	Rising Slew Rate (20% to 80%)(10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.31	–	–	$\text{V}/\mu\text{s}$	
$SR_{FOA}$	Falling Slew Rate (20% to 80%)(10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.24	–	–	$\text{V}/\mu\text{s}$	
$BW_{OA}$	Gain Bandwidth Product					
	Power = Low, Opamp Bias = Low	0.67	–	–	MHz	
$E_{NOA}$	Noise at 1 kHz (Power = Medium, Opamp Bias = High)	–	100	–	$\text{nV}/\text{rt-Hz}$	

Table 3-26. 2.7V AC Operational Amplifier Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
T <sub>ROA</sub>	Rising Settling Time from 80% of $\Delta V$ to 0.1% of $\Delta V$ (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	–	–	3.92	$\mu\text{s}$	
	Power = Medium, Opamp Bias = High	–	–	0.72	$\mu\text{s}$	
T <sub>SOA</sub>	Falling Settling Time from 20% of $\Delta V$ to 0.1% of $\Delta V$ (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	–	–	5.41	$\mu\text{s}$	
	Power = Medium, Opamp Bias = High	–	–	0.72	$\mu\text{s}$	
SR <sub>ROA</sub>	Rising Slew Rate (20% to 80%)(10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.31	–	–	V/ $\mu\text{s}$	
	Power = Medium, Opamp Bias = High	2.7	–	–	V/ $\mu\text{s}$	
SR <sub>FOA</sub>	Falling Slew Rate (20% to 80%)(10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.24	–	–	V/ $\mu\text{s}$	
	Power = Medium, Opamp Bias = High	1.8	–	–	V/ $\mu\text{s}$	
BW <sub>OA</sub>	Gain Bandwidth Product					
	Power = Low, Opamp Bias = Low	0.67	–	–	MHz	
	Power = Medium, Opamp Bias = High	2.8	–	–	MHz	
E <sub>NOA</sub>	Noise at 1 kHz (Power = Medium, Opamp Bias = High)	–	100	–	nV/rt-Hz	

### 3.4.4 AC Digital Block Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at  $25^{\circ}\text{C}$  and are for design guidance only.

Table 3-27. 5V and 3.3V AC Digital Block Specifications

Function	Description	Min	Typ	Max	Units	Notes
Timer	Capture Pulse Width	50 <sup>a</sup>	–	–	ns	
	Maximum Frequency, No Capture	–	–	49.2	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, With Capture	–	–	24.6	MHz	
Counter	Enable Pulse Width	50 <sup>a</sup>	–	–	ns	
	Maximum Frequency, No Enable Input	–	–	49.2	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, Enable Input	–	–	24.6	MHz	
Dead Band	Kill Pulse Width:					
	Asynchronous Restart Mode	20	–	–	ns	
	Synchronous Restart Mode	50 <sup>a</sup>	–	–	ns	
	Disable Mode	50 <sup>a</sup>	–	–	ns	
	Maximum Frequency	–	–	49.2	MHz	4.75V < Vdd < 5.25V.
CRCPRS (PRS Mode)	Maximum Input Clock Frequency	–	–	49.2	MHz	4.75V < Vdd < 5.25V.
CRCPRS (CRC Mode)	Maximum Input Clock Frequency	–	–	24.6	MHz	
SPIM	Maximum Input Clock Frequency	–	–	8.2	MHz	Maximum data rate at 4.1 MHz due to 2 x over clocking.
SPIS	Maximum Input Clock Frequency	–	–	4.1	ns	
	Width of SS_ Negated Between Transmissions	50 <sup>a</sup>	–	–	ns	
Transmitter	Maximum Input Clock Frequency	–	–	24.6	MHz	Maximum data rate at 3.08 MHz due to 8 x over clocking.
Receiver	Maximum Input Clock Frequency	–	–	24.6	MHz	Maximum data rate at 3.08 MHz due to 8 x over clocking.

a. 50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).

Table 3-28. 2.7V AC Digital Block Specifications

Function	Description	Min	Typ	Max	Units	Notes
All Functions	Maximum Block Clocking Frequency			12.7	MHz	2.4V < Vdd < 3.0V.
Timer	Capture Pulse Width	100 <sup>a</sup>	–	–	ns	
	Maximum Frequency, With or Without Capture	–	–	12.7	MHz	
Counter	Enable Pulse Width	100 <sup>a</sup>	–	–	ns	
	Maximum Frequency, No Enable Input	–	–	12.7	MHz	
	Maximum Frequency, Enable Input	–	–	12.7	MHz	
Dead Band	Kill Pulse Width:					
	Asynchronous Restart Mode	20	–	–	ns	
	Synchronous Restart Mode	100 <sup>a</sup>	–	–	ns	
	Disable Mode	100 <sup>a</sup>	–	–	ns	
CRCPRS (PRS Mode)	Maximum Input Clock Frequency	–	–	12.7	MHz	
	Maximum Input Clock Frequency	–	–	12.7	MHz	
SPIM	Maximum Input Clock Frequency	–	–	6.35	MHz	Maximum data rate at 3.17 MHz due to 2 x over clocking.
SPIS	Maximum Input Clock Frequency	–	–	4.23	ns	
	Width of SS_ Negated Between Transmissions	100 <sup>a</sup>	–	–	ns	
Transmitter	Maximum Input Clock Frequency	–	–	12.7	MHz	Maximum data rate at 1.59 MHz due to 8 x over clocking.
Receiver	Maximum Input Clock Frequency	–	–	12.7	MHz	Maximum data rate at 1.59 MHz due to 8 x over clocking.

a. 50 ns minimum input pulse width is based on the input synchronizers running at 12 MHz (84 ns nominal period).

### 3.4.5 AC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at  $25^{\circ}\text{C}$  and are for design guidance only.

**Table 3-29. 5V AC Analog Output Buffer Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
T <sub>ROB</sub>	Rising Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	–	–	2.5	μs	
	Power = High	–	–	2.5	μs	
T <sub>SOB</sub>	Falling Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	–	–	2.2	μs	
	Power = High	–	–	2.2	μs	
SR <sub>ROB</sub>	Rising Slew Rate (20% to 80%), 1V Step, 100pF Load					
	Power = Low	0.65	–	–	V/μs	
	Power = High	0.65	–	–	V/μs	
SR <sub>FOB</sub>	Falling Slew Rate (80% to 20%), 1V Step, 100pF Load					
	Power = Low	0.65	–	–	V/μs	
	Power = High	0.65	–	–	V/μs	
BW <sub>OB</sub>	Small Signal Bandwidth, 20mV <sub>pp</sub> , 3dB BW, 100pF Load					
	Power = Low	0.8	–	–	MHz	
	Power = High	0.8	–	–	MHz	
BW <sub>OB</sub>	Large Signal Bandwidth, 1V <sub>pp</sub> , 3dB BW, 100pF Load					
	Power = Low	300	–	–	kHz	
	Power = High	300	–	–	kHz	

**Table 3-30. 3.3V AC Analog Output Buffer Specifications**

Symbol	Description	Min	Typ	Max	Units	Notes
T <sub>ROB</sub>	Rising Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	–	–	3.8	μs	
	Power = High	–	–	3.8	μs	
T <sub>SOB</sub>	Falling Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	–	–	2.6	μs	
	Power = High	–	–	2.6	μs	
SR <sub>ROB</sub>	Rising Slew Rate (20% to 80%), 1V Step, 100pF Load					
	Power = Low	0.5	–	–	V/μs	
	Power = High	0.5	–	–	V/μs	
SR <sub>FOB</sub>	Falling Slew Rate (80% to 20%), 1V Step, 100pF Load					
	Power = Low	0.5	–	–	V/μs	
	Power = High	0.5	–	–	V/μs	
BW <sub>OB</sub>	Small Signal Bandwidth, 20mV <sub>pp</sub> , 3dB BW, 100pF Load					
	Power = Low	0.7	–	–	MHz	
	Power = High	0.7	–	–	MHz	
BW <sub>OB</sub>	Large Signal Bandwidth, 1V <sub>pp</sub> , 3dB BW, 100pF Load					
	Power = Low	200	–	–	kHz	
	Power = High	200	–	–	kHz	

Table 3-31. 2.7V AC Analog Output Buffer Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
T <sub>ROB</sub>	Rising Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	–	–	4	μs	
	Power = High	–	–	4	μs	
T <sub>SOB</sub>	Falling Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	–	–	3	μs	
	Power = High	–	–	3	μs	
SR <sub>ROB</sub>	Rising Slew Rate (20% to 80%), 1V Step, 100pF Load					
	Power = Low	0.4	–	–	V/μs	
	Power = High	0.4	–	–	V/μs	
SR <sub>FOB</sub>	Falling Slew Rate (80% to 20%), 1V Step, 100pF Load					
	Power = Low	0.4	–	–	V/μs	
	Power = High	0.4	–	–	V/μs	
BW <sub>OB</sub>	Small Signal Bandwidth, 20mV <sub>pp</sub> , 3dB BW, 100pF Load					
	Power = Low	0.6	–	–	MHz	
	Power = High	0.6	–	–	MHz	
BW <sub>OB</sub>	Large Signal Bandwidth, 1V <sub>pp</sub> , 3dB BW, 100pF Load					
	Power = Low	180	–	–	kHz	
	Power = High	180	–	–	kHz	

### 3.4.6 AC External Clock Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.

Table 3-32. 5V AC External Clock Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency	0.093	–	24.6	MHz	
–	High Period	20.6	–	5300	ns	
–	Low Period	20.6	–	–	ns	
–	Power Up IMO to Switch	150	–	–	μs	

Table 3-33. 3.3V AC External Clock Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency with CPU Clock divide by 1 <sup>a</sup>	0.093	–	12.3	MHz	
F <sub>OSCEXT</sub>	Frequency with CPU Clock divide by 2 or greater <sup>b</sup>	0.186	–	24.6	MHz	
–	High Period with CPU Clock divide by 1	41.7	–	5300	ns	
–	Low Period with CPU Clock divide by 1	41.7	–	–	ns	
–	Power Up IMO to Switch	150	–	–	μs	

a. Maximum CPU frequency is 12 MHz at 3.3V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.

b. If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider will ensure that the fifty percent duty cycle requirement is met.

Table 3-34. 2.7V AC External Clock Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency with CPU Clock divide by 1 <sup>a</sup>	0.093	–	12.3	MHz	
F <sub>OSCEXT</sub>	Frequency with CPU Clock divide by 2 or greater <sup>b</sup>	0.186	–	12.3	MHz	
–	High Period with CPU Clock divide by 1	41.7	–	5300	ns	
–	Low Period with CPU Clock divide by 1	41.7	–	–	ns	
–	Power Up IMO to Switch	150	–	–	μs	

- a. Maximum CPU frequency is 12 MHz at 3.3V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
- b. If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider will ensure that the fifty per cent duty cycle requirement is met.

### 3.4.7 AC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.

Table 3-35. AC Programming Specifications

Symbol	Description	Min	Typ	Max	Units	Notes
T <sub>RSCLK</sub>	Rise Time of SCLK	1	–	20	ns	
T <sub>FSCLK</sub>	Fall Time of SCLK	1	–	20	ns	
T <sub>SSCLK</sub>	Data Set up Time to Falling Edge of SCLK	40	–	–	ns	
T <sub>HSCLK</sub>	Data Hold Time from Falling Edge of SCLK	40	–	–	ns	
F <sub>SCLK</sub>	Frequency of SCLK	0	–	8	MHz	
T <sub>ERASEB</sub>	Flash Erase Time (Block)	–	20	–	ms	
T <sub>WRITE</sub>	Flash Block Write Time	–	20	–	ms	
T <sub>DSCLK</sub>	Data Out Delay from Falling Edge of SCLK	–	–	45	ns	V <sub>dd</sub> > 3.6
T <sub>DSCLK3</sub>	Data Out Delay from Falling Edge of SCLK	–	–	50	ns	3.0 ≤ V <sub>dd</sub> ≤ 3.6
T <sub>DSCLK2</sub>	Data Out Delay from Falling Edge of SCLK	–	–	70	ns	2.4 ≤ V <sub>dd</sub> ≤ 3.0

### 3.4.8 AC I<sup>2</sup>C Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , 3.0V to 3.6V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , or 2.4V to 3.0V and  $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.


**Table 3-36. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins for Vdd > 3.0V**

Symbol	Description	Standard Mode		Fast Mode		Units	Notes
		Min	Max	Min	Max		
F <sub>SCL I2C</sub>	SCL Clock Frequency	0	100	0	400	kHz	
T <sub>HDSTA I2C</sub>	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	–	0.6	–	μs	
T <sub>LOW I2C</sub>	LOW Period of the SCL Clock	4.7	–	1.3	–	μs	
T <sub>HIGH I2C</sub>	HIGH Period of the SCL Clock	4.0	–	0.6	–	μs	
T <sub>SUSTA I2C</sub>	Set-up Time for a Repeated START Condition	4.7	–	0.6	–	μs	
T <sub>HDDAT I2C</sub>	Data Hold Time	0	–	0	–	μs	
T <sub>SUDAT I2C</sub>	Data Set-up Time	250	–	100 <sup>a</sup>	–	ns	
T <sub>SUSTOI2C</sub>	Set-up Time for STOP Condition	4.0	–	0.6	–	μs	
T <sub>BUFI2C</sub>	Bus Free Time Between a STOP and START Condition	4.7	–	1.3	–	μs	
T <sub>SP I2C</sub>	Pulse Width of spikes are suppressed by the input filter.	–	–	0	50	ns	

a. A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement  $t_{\text{SU, DAT}} \geq 250$  ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line  $t_{\text{rmax}} + t_{\text{SU, DAT}} = 1000 + 250 = 1250$  ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.

**Table 3-37. AC Characteristics of the I<sup>2</sup>C SDA and SCL Pins for Vdd < 3.0V (Fast Mode Not Supported)**

Symbol	Description	Standard Mode		Fast Mode		Units	Notes
		Min	Max	Min	Max		
F <sub>SCL I2C</sub>	SCL Clock Frequency	0	100	–	–	kHz	
T <sub>HDSTA I2C</sub>	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	–	–	–	μs	
T <sub>LOW I2C</sub>	LOW Period of the SCL Clock	4.7	–	–	–	μs	
T <sub>HIGH I2C</sub>	HIGH Period of the SCL Clock	4.0	–	–	–	μs	
T <sub>SUSTA I2C</sub>	Set-up Time for a Repeated START Condition	4.7	–	–	–	μs	
T <sub>HDDAT I2C</sub>	Data Hold Time	0	–	–	–	μs	
T <sub>SUDAT I2C</sub>	Data Set-up Time	250	–	–	–	ns	
T <sub>SUSTOI2C</sub>	Set-up Time for STOP Condition	4.0	–	–	–	μs	
T <sub>BUFI2C</sub>	Bus Free Time Between a STOP and START Condition	4.7	–	–	–	μs	
T <sub>SP I2C</sub>	Pulse Width of spikes are suppressed by the input filter.	–	–	–	–	ns	



**Figure 3-9. Definition for Timing for Fast/Standard Mode on the I<sup>2</sup>C Bus**

# 4. Packaging Information



This chapter illustrates the packaging specifications for the CY8C24x23A PSoC device, along with the thermal impedances for each package and the typical package capacitance on crystal pins.

**Important Note** Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled *PSoC Emulator Pod Dimensions* at <http://www.cypress.com/support/link.cfm?mr=poddim>.

## 4.1 Packaging Dimensions






Figure 4-1. 8-Lead (300-Mil) PDIP






1. DIMENSIONS IN INCHES [MM] MIN. MAX.
2. PIN 1 ID IS OPTIONAL, ROUND ON SINGLE LEADFRAME RECTANGULAR ON MATRIX LEADFRAME
3. REFERENCE JEDEC MS-012
4. PACKAGE WEIGHT 0.07gms

PART #	
S08.15	STANDARD PKG.
SZ08.15	LEAD FREE PKG.



51-85066 - °C

Figure 4-2. 8-Lead (150-Mil) SOIC



DIMENSIONS IN INCHES MIN. MAX.

51-85011 - °A

Figure 4-3. 20-Lead (300-Mil) Molded DIP




Figure 4-4. 20-Lead (210-Mil) SSOP




Figure 4-5. 20-Lead (300-Mil) Molded SOIC




Figure 4-6. 28-Lead (300-Mil) Molded DIP




Figure 4-7. 28-Lead (210-Mil) SSOP




Figure 4-8. 28-Lead (300-Mil) Molded SOIC




Figure 4-9. 32-Lead (5x5 mm) MLF

## 4.2 Thermal Impedances

Table 4-1. Thermal Impedances per Package

Package	Typical $\theta_{JA}$ *
8 PDIP	123 °C/W
8 SOIC	185 °C/W
20 PDIP	109 °C/W
20 SSOP	117 °C/W
20 SOIC	81 °C/W
28 PDIP	69 °C/W
28 SSOP	101 °C/W
28 SOIC	74 °C/W
32 MLF	22 °C/W

\*  $T_J = T_A + \text{POWER} \times \theta_{JA}$

## 4.3 Capacitance on Crystal Pins

Table 4-2: Typical Package Capacitance on Crystal Pins

Package	Package Capacitance
8 PDIP	2.8 pF
8 SOIC	2.0 pF
20 PDIP	3.0 pF
20 SSOP	2.6 pF
20 SOIC	2.5 pF
28 PDIP	3.5 pF
28 SSOP	2.8 pF
28 SOIC	2.7 pF
32 MLF	2.0 pF

# 5. Ordering Information




The following table lists the CY8C24x23A PSoC device family's key package features and ordering codes.

**Table 5-1. CY8C24x23A PSoC Device Key Features and Ordering Information**

Package	Ordering Code	Flash (Kbytes)	RAM (Bytes)	Switch Mode Pump	Temperature Range	Digital Blocks (Rows of 4)	Analog Blocks (Columns of 3)	Digital IO Pins	Analog Inputs	Analog Outputs	XRES Pin
8 Pin (300 Mil) DIP	CY8C24123A-24PXI	4	256	No	-40C to +85C	4	6	6	4	2	No
8 Pin (150 Mil) SOIC	CY8C24123A-24SXI	4	256	Yes	-40C to +85C	4	6	6	4	2	No
8 Pin (150 Mil) SOIC (Tape and Reel)	CY8C24123A-24SXIT	4	256	Yes	-40C to +85C	4	6	6	4	2	No
20 Pin (300 Mil) DIP	CY8C24223A-24PXI	4	256	Yes	-40C to +85C	4	6	16	8	2	Yes
20 Pin (210 Mil) SSOP	CY8C24223A-24PVXI	4	256	Yes	-40C to +85C	4	6	16	8	2	Yes
20 Pin (210 Mil) SSOP (Tape and Reel)	CY8C24223A-24PVXIT	4	256	Yes	-40C to +85C	4	6	16	8	2	Yes
20 Pin (300 Mil) SOIC	CY8C24223A-24SXI	4	256	Yes	-40C to +85C	4	6	16	8	2	Yes
20 Pin (300 Mil) SOIC (Tape and Reel)	CY8C24223A-24SXIT	4	256	Yes	-40C to +85C	4	6	16	8	2	Yes
28 Pin (300 Mil) DIP	CY8C24423A-24PXI	4	256	Yes	-40C to +85C	4	6	24	10	2	Yes
28 Pin (210 Mil) SSOP	CY8C24423A-24PVXI	4	256	Yes	-40C to +85C	4	6	24	10	2	Yes
28 Pin (210 Mil) SSOP (Tape and Reel)	CY8C24423A-24PVXIT	4	256	Yes	-40C to +85C	4	6	24	10	2	Yes
28 Pin (300 Mil) SOIC	CY8C24423A-24SXI	4	256	Yes	-40C to +85C	4	6	24	10	2	Yes
28 Pin (300 Mil) SOIC (Tape and Reel)	CY8C24423A-24SXIT	4	256	Yes	-40C to +85C	4	6	24	10	2	Yes
32 Pin (5x5 mm) MLF	CY8C24423A-24LFXI	4	256	Yes	-40C to +85C	4	6	24	10	2	Yes

## 5.1 Ordering Code Definitions

CY 8 C 24 xxx-SPxx



# 6. Sales and Company Information



To obtain information about Cypress Microsystems or PSoC sales and technical support, reference the following information or go to the section titled "Getting Started" on page 4 in this document.

## Cypress Microsystems

2700 162nd Street SW  
Building D  
Lynnwood, WA 98037

Phone: 800.669.0557  
Facsimile: 425.787.4641

Web Sites: Company Information – <http://www.cypress.com>  
Sales – [http://www.cypress.com/aboutus/sales\\_locations.cfm](http://www.cypress.com/aboutus/sales_locations.cfm)  
Technical Support – <http://www.cypress.com/support/login.cfm>

## 6.1 Revision History

Table 6-1. CY8C24x23A Data Sheet Revision History

Document Title: CY8C24123A, CY8C24223A, and CY8C24423A PSoC Mixed Signal Array Final Data Sheet				
Document Number: 38-12028				
Revision	ECN #	Issue Date	Origin of Change	Description of Change
**	236409	See ECN	SFV	New silicon and new document – Preliminary Data Sheet.
*A	247589	See ECN	SFV	Changed the title to read "Final" data sheet. Updated Electrical Specifications chapter.
*B	261711	See ECN	HMT	Input all SFV memo changes. Updated Electrical Specifications chapter.
Distribution: External/Public		Posting: None		

## 6.2 Copyrights and Code Protection

### Copyrights

© Cypress Microsystems, Inc. 2004. All rights reserved. PSoC™, PSoC Designer™, and Programmable System-on-Chip™ are trademarks of Cypress Microsystems, Inc. All other trademarks or registered trademarks referenced herein are property of the respective corporations.

The information contained herein is subject to change without notice. Cypress Microsystems assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Microsystems product. Nor does it convey or imply any license under patent or other rights. Cypress Microsystems does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Microsystems products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Microsystems against all charges. Cypress Microsystems products are not warranted nor intended to be used for medical, life-support, life-saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress Microsystems.

### Flash Code Protection

Note the following details of the Flash code protection features on Cypress Microsystems devices.

Cypress Microsystems products meet the specifications contained in their particular Cypress Microsystems Data Sheets. Cypress Microsystems believes that its family of products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress Microsystems, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress Microsystems nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Cypress Microsystems is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress Microsystems are committed to continuously improving the code protection features of our products.