
ADVANCE INFORMATION

(Subject to change without notice)
January 24, 2000



Dwg. PP-029-1

Note that the A6595KA (DIP) and the A6595KLW (SOIC) are electrically identical and share a common terminal number assignment.

ABSOLUTE MAXIMUM RATINGS at $T_{\Delta} = 25^{\circ}C$

Output Voltage, V _O 50 V
Output Drain Current,
Continuous, I _O 250 mA*
Peak, I _{OM} 750 mA* †
Peak, I _{OM} 2.0 A†
Single-Pulse Avalanche Energy,
E _{AS} 75 mJ
Logic Supply Voltage, V _{DD} 7.0 V
Input Voltage Range,
V_1 0.3 V to +7.0 V
Package Power Dissipation,
P _D See Graph
Operating Temperature Range,
T_A 40°C to +125°C
Storage Temperature Range,
T _S 55°C to +150°C
* Each output, all outputs on.

† Pulse duration ≤ 100 μs, duty cycle ≤ 2%.

Caution: These CMOS devices have input static protection (Class 3) but are still susceptible to damage if exposed to extremely high static electrical charges.

8-BIT SERIAL-INPUT, DMOS POWER DRIVER

The A6595KA and A6595KLW combine an 8-bit CMOS shift register and accompanying data latches, control circuitry, and DMOS power driver outputs. Power driver applications include relays, solenoids, and other medium-current or high-voltage peripheral power loads.

The serial-data input, CMOS shift register and latches allow direct interfacing with microprocessor-based systems. Serial-data input rates are over 5 MHz. Use with TTL may require appropriate pull-up resistors to ensure an input logic high.

A CMOS serial-data output enables cascade connections in applications requiring additional drive lines. Similar devices with reduced $r_{DS(on)}$ are available as the A6A595.

The A6595 DMOS open-drain outputs are capable of sinking up to 750 mA. All of the output drivers are disabled (the DMOS sink drivers turned off) by the OUTPUT ENABLE input high.

The A6595KA is furnished in a 20-pin dual in-line plastic package. The A6595KLW is furnished in a wide-body, small-outline plastic package (SOIC) with gull-wing leads. Copper lead frames, reduced supply current requirements, and low on-state resistance allow both devices to sink 150 mA from all outputs continuously, to ambient temperatures over 85°C.


FEATURES

- 50 V Minimum Output Clamp Voltage
- 250 mA Output Current (all outputs simultaneously)
- 1.3 Ω Typical $r_{DS(on)}$
- Low Power Consumption
- Replacements for TPIC6595N and TPIC6595DW


Always order by complete part number:

Part Number	Package	$R_{\theta JA}$	$R_{\theta JC}$
A6595KA	20-pin DIP	55°C/W	25°C/W
A6595KLW	20-lead SOIC	70°C/W	17°C/W






LOGIC SYMBOL





FUNCTIONAL BLOCK DIAGRAM



Grounds (terminals 1, 10, 11, 19, and 20) must be connected together externally.








DMOS POWER DRIVER OUTPUT

RECOMMENDED OPERATING CONDITIONS

over operating temperature range



SERIAL DATA OUT

TRUTH TABLE

Data	Clock	Shift Register Contents Serial Latch Contents Clock					_			Output	Output Contents										
Input	Input	I ₀	l ₁	l ₂		I ₆	l ₇		Strobe	I ₀	l ₁	l ₂	 l ₆	l ₇	Enable	l ₀	l ₁	l ₂		l ₆	l ₇
Н	۲	Н	R ₀	R ₁		R ₅	R ₆	R ₆													
L	۲	L	R ₀	R ₁		R ₅	R ₆	R ₆													
Х		R ₀	R ₁	R ₂		R ₆	R ₇	R ₇													
		Х	Χ	Χ		Х	Х	Х		R ₀	R ₁	R ₂	 R ₆	R ₇							
		P ₀	P ₁	P ₂		P ₆	P ₇	P ₇	7	P ₀	P ₁	P ₂	 P ₆	P ₇	L	P ₀	P ₁	P ₂		P ₆	P ₇
										Х	Х	Х	 Х	Х	Н	Н	Н	Н		Н	Н

L = Low Logic Level H = High Logic Level X = Irrelevant P = Present State R = Previous State

ELECTRICAL CHARACTERISTICS at T_A = +25°C, V_{DD} = 5 V, t_{ir} = $t_{if} \le 10$ ns (unless otherwise specified).

			Limits			_
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Output Breakdown Voltage	V _{(BR)DSX}	I _O = 1 mA	50	_	_	V
Off-State Output	I _{DSX}	V _O = 40 V	_	0.05	1.0	μΑ
Current		V _O = 40 V, T _A = 125°C		0.15	5.0	μА
Static Drain-Source	r _{DS(on)}	I _O = 250 mA, V _{DD} = 4.5 V	_	1.3	2.0	Ω
On-State Resistance		I _O = 250 mA, V _{DD} = 4.5 V, T _A = 125°C		2.0	3.2	Ω
		I _O = 500 mA, V _{DD} = 4.5 V (see note)		1.3	2.0	Ω
Nominal Output Current	I _{ON}	V _{DS(on)} = 0.5 V, T _A = 85°C	_	250	_	mA
Logic Input Current	I _{IH}	V _I = V _{DD} = 5.5 V	_	_	1.0	μΑ
	I _{IL}	V _I = 0, V _{DD} = 5.5 V	_	_	-1.0	μА
Logic Input Hysteresis	V _{I(hys)}		_	1.3	_	V
SERIAL-DATA	V _{OH}	$I_{OH} = -20 \mu A, V_{DD} = 4.5 V$	4.4	4.49	_	V
Output Voltage		I _{OH} = -4 mA, V _{DD} = 4.5 V	4.1	4.3	_	V
	V _{OL}	$I_{OL} = 20 \mu A, V_{DD} = 4.5 V$	_	0.002	0.1	V
		$I_{OL} = 4 \text{ mA}, V_{DD} = 4.5 \text{ V}$	_	0.2	0.4	V
Prop. Delay Time	t _{PLH}	I _O = 250 mA, C _L = 30 pF	_	650	_	ns
	t _{PHL}	I _O = 250 mA, C _L = 30 pF		150	_	ns
Output Rise Time	t _r	I _O = 250 mA, C _L = 30 pF	_	7500	_	ns
Output Fall Time	t _f	I _O = 250 mA, C _L = 30 pF	_	425	_	ns
Supply Current	I _{DD(OFF)}	All inputs low	_	15	100	μΑ
	I _{DD(ON)}	V _{DD} = 5.5 V, Outputs on		150	300	μΑ
	I _{DD(fclk)}	f_{clk} = 5 MHz, C_L = 30 pF, Outputs off	_	0.6	5.0	mA


Typical Data is at $V_{DD} = 5 \text{ V}$ and is for design information only.

NOTE — Pulse test, duration $\leq 100 \,\mu s$, duty cycle $\leq 2\%$.



TIMING REQUIREMENTS and SPECIFICATIONS

(Logic Levels are V_{DD} and Ground)




A. Data Active Time Before Clock Pulse	
(Data Set-Up Time), t _{su(D)}	. 10 ns
B. Data Active Time After Clock Pulse	
(Data Hold Time), t _{h(D)}	. 10 ns
C. Clock Pulse Width, t _{w(CLK)}	. 20 ns
D. Time Between Clock Activation	
and Strobe, t _{su(ST)}	. 50 ns
E. Strobe Pulse Width, t _{w(ST)}	. 50 ns
$\mathbf{F.}$ Output Enable Pulse Width, $t_{w(OE)}$	4.5 μs
NOTE – Timing is representative of a 12.5 MHz clock.	
Higher speeds are attainable.	

Serial data present at the input is transferred to the shift register on the rising edge of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT.

Information present at any register is transferred to the respective latch on the rising edge of the STROBE input pulse (serial-to-parallel conversion).

When the OUTPUT ENABLE input is high, the output source drivers are disabled (OFF). The information stored in the latches is not affected by the OUTPUT ENABLE input. With the OUTPUT ENABLE input low, the outputs are controlled by the state of their respective latches.

TEST CIRCUITS



$$E_{AS} = I_{AS} \times V_{(BR)DSX} \times t_{AV}/2$$

Single-Pulse Avalanche Energy Test Circuit and Waveforms




TERMINAL DESCRIPTIONS

Terminal No.	Terminal Name	Function
1	POWER GROUND	Reference terminal for output voltage measurements (OUT ₀₋₃).
2	LOGIC SUPPLY	(V _{DD}) The logic supply voltage (typically 5 V).
3	SERIAL DATA IN	Serial-data input to the shift-register.
4-7	OUT_{0-3}	Current-sinking, open-drain DMOS output terminals.
8	CLEAR	When (active) low, the registers are cleared (set low).
9	OUTPUT ENABLE	When (active) low, the output drivers are enabled; when high, all output drivers are turned OFF (blanked).
10	POWER GROUND	Reference terminal for output voltage measurements (OUT ₀₋₃).
11	POWER GROUND	Reference terminal for output voltage measurements (OUT ₀₋₇).
12	STROBE	Data strobe input terminal; shift register data is latched on rising edge.
13	CLOCK	Clock input terminal for data shift on rising edge.
14-17	$\mathrm{OUT}_{ ext{4-7}}$	Current-sinking, open-drain DMOS output terminals.
18	SERIAL DATA OUT	CMOS serial-data output to the following shift register.
19	LOGIC GROUND	Reference terminal for input voltage measurements.
20	POWER GROUND	Reference terminal for output voltage measurements (OUT ₄₋₇).


NOTE — Grounds (terminals 1, 10, 11, 19, and 20) must be connected together externally.

A6595KA

Dimensions in Inches (controlling dimensions)



Dimensions in Millimeters (for reference only)





- NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.
 - 2. Lead spacing tolerance is non-cumulative
 - 3. Lead thickness is measured at seating plane or below.




A6595KLW

Dimensions in Inches (for reference only)










Dwg. MA-008-20 in

Dimensions in Millimeters (controlling dimensions)







Dwg. MA-008-20 mm

- NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.
 - 2. Lead spacing tolerance is non-cumulative.

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

