

SANYO

No.5336

LC7041**ID LOGIC® Interface with PLL**

Overview

The LC7041 is the central IC to the ID LOGIC Module and Electronic Tuning Radio.

It performs the interface between the receiver's main microprocessor and ID LOGIC's 256 kB database ROM and its 2 kB update RAM. The LC7041 also contains the Phase-Locked Loop (PLL) circuitry responsible for electronic tuning and it offers several I/O ports.

The LC7041 permits the easy integration of the ID LOGIC Module in a receiver. It contains all the appropriate software to send and receive serial instructions and data to and from the receiver's main microprocessor. An instruction is given simply by having the main microprocessor send a one byte-long function code followed, when necessary, by the appropriate data. Upon execution, the LC7041 returns its response data, if any, to the microprocessor for display or other processing. Further the SUPER DX search control function is added to the LC7041.

Note

It is necessary to enter into an "ID LOGIC Licensing Contract" with PRS. Corp. before sample devices can be shipped.

Functions

- (1) ID LOGIC Status read
 - Read current (receiver) location
 - Read broadcast station location
- (2) State/province set
 - Set/read state up
 - Set/read state down
- (3) City set (in current state)
 - Set/read city up
 - Set/read city down
- (4) Travel
 - 1 grid move north
 - 1 grid move east
 - 1 grid move south
 - 1 grid move west
 - Set preset location (1 of 8)
 - Return to preset location (1 of 8)
 - Display main (largest) city in grid
- (5) DX status and search control
 - Set LCL ON (Local = 1 grid search)
 - Set DX ON (DX = 9 grid search)
 - Set SUPER DX ON (25 grid search)
- (6) Format scanning
 - Format search up (1 of 7 general format keys) in selected LCL/DX
 - Search up another format
 - Write to RAM last station format
 - Read from RAM last station format
- (7) User formats
 - Read user format in key (1 of 8 user keys)
 - User format search up (1 of 8 user keys)
 - Search up another user format
 - Search down another user format
 - Display user format up (1 of 32 formats)
 - Display user format down
 - Set user format (1 of 32 formats in 1 of 8 user keys)
 - Write to RAM last station user format
 - Read from RAM last station user format
- (8) Prior multi-station
 - Set prior multi-station
 - Reset prior multi-station
- (9) Updates (tuning changes)
 - Update mode ON
 - Update mode cancel
 - Update mode OFF (completed)
 - Change frequency
 - Change call sign
 - Change format up/down
 - Enter new station
 - Reset 1 updated station (cancel update)
 - Reset all update stations memories (cancel all updates)
- (10) Tuning (seek or manual)
 - Tune 1 channel up
 - Tune 1 channel down
 - Read status upon tuning change (Can be canceled midway by applying a LOW pulse signal (10 μ s or longer) to the INT pin)
 - IF count start
 - Multi-station check
 - Read station status

LC7041

Test Circuit

Backup Mode





Figure 1

Note

Pins IN1 to IN5, OUT1 to OUT5, D0 to D7, RQ, SI, SO, SCK, ACK and \overline{WE} are all left open.

Pin assignment



A01908








Top view

LC7041


Pin functions

Number	Name	I/O	Equivalent circuit	Description
26	IN1	I		Low-threshold input ports. Built-in 100 kΩ (typ) pull-down resistance. Input is prohibited when $\overline{\text{HOLD}}$ is LOW.
25	IN2			Main microcontroller serial communications request signal
24	RQ			Main microcontroller serial communications data input signal
23	SI			
22	ACK	O		Main microcontroller serial communications acknowledge signal
21	SO			Main microcontroller serial communications data output signal
20	OUT3			General-purpose output port
19	$\overline{\text{WE}}$			RAM write enable signal
18	$\overline{\text{CE2}}$			RAM control signal
17	OUT2			General-purpose output port
16 to 9	D0 to D7	I		ROM and RAM data input pins. Input is prohibited when $\overline{\text{HOLD}}$ is LOW.
6 to 4	IN3 to IN5	I		General-purpose input ports. Input is prohibited when $\overline{\text{HOLD}}$ is LOW.
3	$\overline{\text{INT}}$			Processor interrupt input. Valid for LOW-level pulses of 10 μs or longer. Interrupts are prohibited during backup mode.
8	SCK	O		Main microcontroller serial communications clock signal. N-channel open-drain, high-voltage port for use with a pull-up resistor. High impedance when $\overline{\text{HOLD}}$ goes LOW.
7	OUT4			General-purpose output port. N-channel open-drain, high-voltage port for use with a pull-up resistor. High impedance when $\overline{\text{HOLD}}$ goes LOW.
32 to 49	A17 to A0	O		ROM and RAM address signal
27	OUT5			General-purpose output ports
28	OUT1			
29	$\overline{\text{CE1}}$			ROM and RAM control signals
30	$\overline{\text{CE}}$			
31	$\overline{\text{OE}}$			
51	COM1	O	—	Leave open for normal use.
50	COM2			
57	FMIN	I		FM VCO input. Capacitively couple for normal use.
58	AMIN			AM VCO input. Capacitively couple for normal use.

LC7041

Number	Name	I/O	Equivalent circuit	Description
54	HCTR	I	 <p style="text-align: right;">A01914</p>	IF counter input. Capacitively couple for normal use. 0.4 to 12 MHz input frequency.
53	ADI	I	 <p style="text-align: right;">A01915</p>	A/D converter input. 6-bit sequential approximation type with full scale (3FH data) of $(63/96) \times V_{DD}$.
61	AIN	I	 <p style="text-align: right;">A01916</p>	LPF amplifier transistor connections.
62	AOUT	O		
60	EO	O	 <p style="text-align: right;">A01917</p>	Standard frequency, programmable divider output, phase comparison error output. With built-in charge pump.
55	INFF	I	 <p style="text-align: right;">A01901</p>	Serial communications speed select. High-speed mode when HIGH, and low-speed mode when LOW.
52	HOLD	I	 <p style="text-align: right;">A01901</p>	Backup-mode select. Backup mode is selected when LOW. High withstand voltage when synchronized to the main power switch.
1	XIN	I	 <p style="text-align: right;">A01902</p>	4.5 MHz crystal oscillator connections. With built-in feedback resistor.
64	XOUT	O		
63	TEST1		—	Test pins. Leave open or tie to VSS for normal use.
2	TEST2		—	
56	VDD		—	Supply pins
59	VSS		—	

Block Diagram



A01818

Note

HOLD can be placed under microprocessor control to implement time control, immediately after device wake-up, and stable reception.

LC7041

Specifications

Absolute Maximum Ratings

Parameter	Symbol	Rating s	Unit
Supply voltage	$V_{DD\ max}$	-0.3 to +6.5	V
IN3 to IN5, \overline{HOLD} , ADI, \overline{INT} and \overline{INFF} input voltage	V_{IN1}	-0.3 to +13	V
Input voltage for all other inputs	V_{IN2}	-0.3 to $V_{DD} + 0.3$	V
OUT4, SCK and AOUT output voltage	V_{OUT1}	-0.3 to +15	V
Output voltage for all other outputs	V_{OUT2}	-0.3 to $V_{DD} + 0.3$	V
OUT4 and SCK output current	I_{OUT1}	0 to 5	mA
D0 to D7 output current	I_{OUT2}	0 to 3	mA
OUT2, OUT3, ACK, SO, \overline{WE} and $\overline{CE2}$ output current	I_{OUT3}	0 to 1	mA
AOUT output current	I_{OUT4}	0 to 2	mA
Power dissipation ($T_{opf} = -40$ to $+85$ °C)	$P_o\ max$	400	mW
Operating temperature range	T_{opf}	-40 to +85	°C
Storage temperature range	T_{stg}	-45 to +125	°C

Allowable Operating Ranges at $T_a = -40$ to $+85$ °C, $V_{DD} = 4.5$ to 5.5 V

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Supply voltage	V_{DD1}	CPU and PLL operating	4.5	-	5.5	V
	V_{DD2}	For RAM data backup	1.3	-	5.5	V
IN3 to IN5 HIGH-level input voltage	V_{IH1}		$0.7V_{DD}$	-	8.0	V
\overline{INFF} HIGH-level input voltage	V_{IH2}		2.5	-	8.0	V
IN1, IN2, RQ and SI HIGH-level input voltage	V_{IH3}		$0.6V_{DD}$	-	V_{DD}	V
D0 to D7 HIGH-level input voltage	V_{IH4}		$0.7V_{DD}$	-	V_{DD}	V
\overline{HOLD} and \overline{INT} HIGH-level input voltage	V_{IH5}		$0.8V_{DD}$	-	8.0	V
IN3 to IN5 LOW-level input voltage	V_{IL1}		0	-	$0.3V_{DD}$	V
\overline{HOLD} LOW-level input voltage	V_{IL2}		0	-	$0.4V_{DD}$	V
\overline{INFF} LOW-level input voltage	V_{IL3}		0	-	1.3	V
IN1, IN2, RQ, SI and \overline{INT} LOW-level input voltage	V_{IL4}		0	-	$0.2V_{DD}$	V
D0 to D7 LOW-level input voltage	V_{IL5}		0	-	$0.3V_{DD}$	V
XIN input frequency	f_{IN1}	V_{IN1}, V_{DD1}	4.0	4.5	5.0	MHz
FMIN input frequency	f_{IN2}	V_{IN2}, V_{DD1}	10	-	130	MHz
AMIN input frequency	f_{IN3}	V_{IN3}, V_{DD1}	0.5	-	10	MHz
HCTR input frequency	f_{IN4}	V_{IN4}, V_{DD1}	0.4	-	12	MHz
XIN input amplitude	V_{IN1}		0.5	-	1.5	V_{rms}

LC7041

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
FMIN input amplitude	V _{IN2}		0.1	–	1.5	V _{rms}
AMIN input amplitude	V _{IN3}		0.1	–	1.5	V _{rms}
HCTR input amplitude	V _{IN4}		0.1	–	1.5	V _{rms}
ADI input amplitude	V _{IN5}		0	–	V _{DD}	V

Electrical Characteristics at T_a = –40 to +85 °C, V_{DD} = 4.5 to 5.5 V

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
INFF reject pulsewidth	P _{rej}		–	–	50	μs
Power-down detector voltage	V _{DET}		2.7	3.0	3.3	V
HOLD, ADI, INFF, INT and IN3 to IN5 HIGH-level input current	I _{IH1}	V _{IH} = 5.5 V	–	–	3.0	μA
D0 to D7 HIGH-level input current	I _{IH2}	V _{IN} = V _{DD}	–	–	3.0	μA
XIN HIGH-level input current	I _{IH3}	V _{IN} = V _{DD} = 5.0 V	2.0	5.0	15	μA
FMIN, AMIN and HCTR HIGH-level input current	I _{IH4}	V _{IN} = V _{DD} = 5.0 V	4.0	10	30	μA
IN1, IN2, RQ and SI HIGH-level input current	I _{IH5}	V _{IN} = V _{DD} = 5.0 V	–	50	–	μA
AIN HIGH-level input current	I _{IH6}	V _{IN} = V _{DD}	–	0.01	10.0	μA
HOLD ADI, INFF, INT and IN2 to IN4 LOW-level input current	I _{IL1}	V _{IN} = V _{SS}	–	–	3.0	μA
D0 to D7 LOW-level input current	I _{IL2}	V _{IN} = V _{SS}	–	–	3.0	μA
XIN LOW-level input current	I _{IL3}	V _{IN} = V _{SS}	2.0	5.0	15	μA
FMIN, AMIN and HCTR LOW-level input current	I _{IL4}	V _{IN} = V _{SS}	4.0	10	30	μA
AIN LOW-level input current	I _{IL5}	V _{IN} = V _{SS}	–	0.01	10	nA
IN1, IN2, RQ and SI pull-down resistance	R _{PD}	V _{DD} = 5 V	75	100	200	kΩ
EO HIGH-level output leakage current	I _{OFFH1}	V _O = V _{DD}	–	0.01	10	nA
ACK, SO, WE, CE2, OUT2, OUT3 and D0 to D7 HIGH-level output leakage current	I _{OFFH2}	V _O = V _{DD}	–	–	3.0	μA
SCK and OUT4 HIGH-level output leakage current	I _{OFFH3}	V _O = 13 V	–	–	5.0	μA
AOUT HIGH-level output leakage current	I _{OFFH4}	V _O = 13 V	–	–	1.0	μA
EO LOW-level output leakage current	I _{OFFL1}	V _O = V _{SS}	–	0.01	10	μA
ACK, SO, WE, CE2, OUT2, OUT3 and D0 to D7 LOW-level output leakage current	I _{OFFL2}	V _O = V _{SS}	–	–	3.0	μA
ACK, SO, WE, CE2, OUT2, OUT3 and D0 to D7 HIGH-level output voltage	V _{OH1}	I _O = 1 mA	V _{DD} – 2.0	V _{DD} – 1.0	V _{DD} – 0.5	V

LC7041


Parameter	Symbol	Conditions	Rating s			Unit
			min	typ	max	
D0 to D7 HIGH-level output voltage	V_{OH2}	$I_o = 1 \text{ mA}$	$V_{DD} - 1.0$	-	-	V
E0 HIGH-level output voltage	V_{OH3}	$I_o = 500 \mu\text{A}$	$V_{DD} - 1.0$	-	-	V
XOUT HIGH-level output voltage	V_{OH4}	$I_o = 200 \mu\text{A}$	$V_{DD} - 1.0$	-	-	V
A0 to A17, \overline{OE} , \overline{CE} , \overline{CET} , OUT1 and OUT5 HIGH-level output voltage	V_{OH5}	$I_o = -1 \text{ mA}$	$V_{DD} - 1.0$	-	-	V
COM1 and COM2 HIGH-level output voltage	V_{OH6}	$I_o = 25 \mu\text{A}$	$V_{DD} - 0.75$	$V_{DD} - 0.5$	$V_{DD} - 0.3$	V
ACK, SO, \overline{WE} , $\overline{CE2}$, OUT2 and OUT3 LOW-level output voltage	V_{OL1}	$I_o = 50 \mu\text{A}$	0.5	1.0	2.0	V
D0 to D7 LOW-level output voltage	V_{OL2}	$I_o = 1 \text{ mA}$	-	-	1.0	V
E0 LOW-level output voltage	V_{OL3}	$I_o = 500 \mu\text{A}$	-	-	1.0	V
XOUT LOW-level output voltage	V_{OL4}	$I_o = 200 \mu\text{A}$	-	-	1.0	V
A0 to A17, \overline{OE} , \overline{CE} , \overline{CET} , OUT1 and OUT5 LOW-level output voltage	V_{OL5}	$I_o = 0.1 \text{ mA}$	-	-	1.0	V
AOUT LOW-level output voltage	V_{OL6}	$I_o = 5 \text{ mA}$, $A_{IN} = 1.3 \text{ V}$	-	-	0.5	V
COM1 and COM2 LOW-level output voltage	V_{OL7}	$I_o = 25 \mu\text{A}$	0.3	0.5	0.75	V
SCK and OUT4 LOW-level output voltage	V_{OL8}	$I_o = 5 \text{ mA}$	0.75	-	2.0	V
COM1 and COM2 MID-level output voltage	V_{M1}	$V_{DD} = 5 \text{ V}$, $I_o = 20 \mu\text{A}$	2.0	2.5	3.0	V
AD1 A/D conversion error	ϵ	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	$-1/2$	-	$1/2$	lsb
Supply current	I_{DD1}	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$, $f_{IN} = 130 \text{ MHz}$	-	15	20	mA
	I_{DD2}	$V_{DD} = 5.5 \text{ V}$, $T_a = 25 \text{ }^\circ\text{C}$, oscillator stopped (backup mode)	-	-	5	μA
		$V_{DD} = 2.5 \text{ V}$, $T_a = 25 \text{ }^\circ\text{C}$, oscillator stopped (backup mode)	-	-	1	μA

If you have any questions about ID LOGIC, please contact the following:

PRS Corp. (Tokyo)
c/o Shinwa Bussan Kaisha, Ltd.
6-11, Udagawa-cho
Shibuya-ku, Tokyo 150
Phone: (03) 3464-1844
Fax: (03) 3476-4733

PRS Corp. (LA)
9550 Alcott Street, #101
Los Angeles, CA 90035
Phone: (1-213) 284-9047
Fax: (1-213) 788-0315

PRS Corp. (HK)
502, Kinwick Centre
32, Hollywood Road
Central, Hong Kong
Phone: (852) 543-7773
Fax: (852) 541-9843



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of November, 1995. Specifications and information herein are subject to change without notice.