MAX823SExK Rev. A

RELIABILITY REPORT

FOR

MAX823SExK

PLASTIC ENCAPSULATED DEVICES

August 2, 2003

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

e/h

Jim Pedicord Quality Assurance Reliability Lab Manager

Reviewed by

Kull

Bryan J. Preeshl Quality Assurance Executive Director

Conclusion

The MAX823S successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I.Device Description II.Manufacturing Information III.Packaging Information IV.Die Information V.Quality Assurance Information VI.Reliability Evaluation

.....Attachments

I. Device Description

A. General

The MAX823S microprocessor (μ P) supervisory circuit combines reset output, watchdog, and manual reset input functions in 5-pin SOT23 and SC70 packages. It significantly improve system reliability and accuracy compared to separate ICs or discrete components. The MAX823S is specifically designed to ignore fast transients on V_{CC}.

The MAX823S has a eset threshold voltage of 2.93V. The device has an active-low reset output, which is guaranteed to be in the correct state for V_{CC} down to 1V. The MAX823 offers a watchdog input and manual reset input.

B. Absolute Maximum Ratings

ltem	Rating
VCC All Other Pins Input Current, All Pins Except RESET and RESET Output Current, RESET, RESET Operating Temperature Range	-0.3V to +6.0V -0.3V to (VCC + 0.3V) 20mA 20mA
MAX823SEXK. MAX823SEUK Storage Temperature Range	-40°C to +85°C -40°C to +125°C -65°C to +150°C
Lead Temperature (soldering, 10s) Continuous Power Dissipation (TA = +70°C)	+300°C
5-Pin SOT23 5-Pin SC70	571mW 247mW
Derates above +70°C 5-Pin SOT23 5-Pin SC70	7.1mW/°C 3.1mW/°C

II. Manufacturing Information

- A. Description/Function: 5-Pin Microprocessor Supervisory Circuits With Watchdog Timer and Manual Reset
- B. Process: B12 (Standard 1.2 micron silicon gate CMOS)
 C. Number of Device Transistors: 607
 D. Fabrication Location: California, USA
 E. Assembly Location: Malaysia or Thailand
 F. Date of Initial Production: January, 1997

III. Packaging Information

A. Package Type:	5-Lead SOT23	5-Lead SC70
B. Lead Frame:	Copper	Alloy 42
C. Lead Finish:	Solder Plate	Solder Plate
D. Die Attach:	Silver-Filled Epoxy	Non-Conductive Epoxy
E. Bondwire:	Gold (1.0 mil dia.)	Gold (1.0 mil dia.)
F. Mold Material:	Epoxy with silica filler	Epoxy with silica filler
G. Assembly Diagram:	Buildsheet # 05-1601-0010	Buildsheet # 05-1601-0111
H. Flammability Rating:	Class UL94-V0	Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard JESD22-112:	Level 1	Level 1

IV. Die Information

A. Dimensions:	42 x 36 mils
B. Passivation:	Si_3N_4/SiO_2 (Silicon nitride/ Silicon dioxide)
C. Interconnect:	Aluminum/Si (Si = 1%)
D. Backside Metallization:	None
E. Minimum Metal Width:	1.2 microns (as drawn)
F. Minimum Metal Spacing:	1.2 microns (as drawn)
G. Bondpad Dimensions:	5 mil. Sq.
H. Isolation Dielectric:	SiO ₂
I. Die Separation Method:	Wafer Saw

V. Quality Assurance Information

Α.	Quality Assurance Contacts:	Jim Pedicord (Manager, Reliability Operations)
		Bryan Preeshl (Executive Director)
		Kenneth Huening (Vice President)

- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

 $\lambda = \underbrace{1}_{\text{MTTF}} = \underbrace{\frac{1.83}{192 \times 4389 \times 320 \times 2}}_{\text{Temperature Acceleration factor assuming an activation energy of 0.8eV}$

λ = 3.39 x 10⁻⁹

 λ = 3.39 F.I.T. (60% confidence level @ 25°C)

This low failure rate represents data collected from Maxim's reliability monitor program. In addition to routine production Burn-In, Maxim pulls a sample from every fabrication process three times per week and subjects it to an extended Burn-In prior to shipment to ensure its reliability. The reliability control level for each lot to be shipped as standard product is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on any lot that exceeds this reliability control level. Attached Burn-In Schematic (Spec. # 06-5033) shows the static Burn-In circuit. Maxim also performs quarterly 1000 hour life test monitors. This data is published in the Product Reliability Report (**RR-1M**).

B. Moisture Resistance Tests

Maxim pulls pressure pot samples from every assembly process three times per week. Each lot sample must meet an LTPD = 20 or less before shipment as standard product. Additionally, the industry standard $85^{\circ}C/85\%$ RH testing is done per generic device/package family once a quarter.

C. E.S.D. and Latch-Up Testing

The MS04-3 die type has been found to have all pins able to withstand a transient pulse of \pm 1500V per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of \pm 250mA.

Table 1 Reliability Evaluation Test Results

MAX823SExK

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test	t (Note 1)				
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		320	0
Moisture Testir	ng (Note 2)				
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	SOT23 SC70	77 77	0 0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality		77	0
Mechanical Str	ress (Note 2)				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters & functionality		77	0

Note 1: Life Test Data may represent plastic DIP qualification lots. Note 2: Generic Package/Process data

Attachment #1


	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V _{PS1} <u>3/</u>	All V_{PS1} pins
2.	All input and output pins	All other input-output pins


TABLE II. Pin combination to be tested. 1/2/

- 1/ Table II is restated in narrative form in 3.4 below.
- $\overline{2/}$ No connects are not to be tested.
- $\overline{3/}$ Repeat pin combination I for each named Power supply and for ground

(e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, + V_{S} , - V_{S} , V_{REF} , etc).

- 3.4 <u>Pin combinations to be tested.</u>
 - a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
 - b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V_{SS1}, or V_{SS2} or V_{SS3} or V_{CC1}, or V_{CC2}) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
 - c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.





Ø- BONDING AREA


NOTE: CAVITY DOWN

U5-1	
CAV./PAD SIZE	PKG.
64X45	DESIGN

DATE

APPROVALS






USE NON-CONDUCTIVE EPOXY

🖾 BONDABLE AREA

NDTE: CAVITY DOWN

PKG. CODE: X5-1		SIGNATURES	DATE	CONFIDENTIAL & PROPRIE	
CAV./PAD_SIZE:	PKG.			BOND DIAGRAM #:	REV:
35x34	DESIGN			05-1601-0111	Α

ł



DOCUMENT I.D. 06-5033