

5 BIT PROGRAMMABLE SYNCHRONOUS BUCK CONTROLLER IC PRELIMINARY DATASHEET

FEATURES

- Dual Layout Compatible with SC1152
- Designed to meet Intel specification of VRM8.2 & VRM8.3 for Pentium II™
- On board DAC programs the output voltage from 1.3V to 3.5V (US3010) & 1.8V to 3.5V for US3010A
- Loss less Short Circuit Protection
- Synchronous operation allows maximum efficiency
- Patented architecture allows fixed frequency operation as well as 100% duty cycle during dynamic load
- Over Voltage Protection Output
- Soft Start
- High current totem pole driver for direct driving of the external Power MOSFET
- Power Good function


DESCRIPTION

The US3010 family of controller ICs are specifically designed to meet Intel specification for Pentium II™ and Pentium Pro™ microprocessor applications as well as the next generation P6 family processors. These products feature a patented topology that in combination with a few external components as shown in the typical application circuit, will provide in excess of 16A of output current for an on-board DC/DC converter while automatically providing the right output voltage via the 5 bit internal DAC. These devices also feature, **loss less current sensing by using the Rds-on of the high side Power MOSFET as the sensing resistor**, a Power Good window comparator that switches its open collector output low when the output is outside of a $\pm 10\%$ window and an OVP output. Other features of the device are ; Undervoltage lockout for both 5V and 12V supplies, an external programmable soft start function as well as programming the oscillator frequency by using an external capacitor.

APPLICATIONS

- Pentium II & Pentium Pro™ processor DC to DC converter application
- Low cost Pentium with AGP

TYPICAL APPLICATION



Notes: Pentium II and Pentium Pro are trade marks of Intel Corp.

PACKAGE ORDER INFORMATION


Ta (°C)	Device	Package	VID Voltage Range
0 TO 70	US3010CW	20 pin Plastic SOIC WB	1.3V to 3.5V
0 TO 70	US3010ACW	20 pin Plastic SOIC WB	1.8V to 3.5V

US3010/3010A

ABSOLUTE MAXIMUM RATINGS

V5 supply Voltage 7V
 V12 Supply Voltage 20V
 Storage Temperature Range -65 TO 150°C
 Operating Junction Temperature Range 0 TO 125°C

PACKAGE INFORMATION



ELECTRICAL SPECIFICATIONS

Unless otherwise specified, these specifications apply over, $V_{12} = 12\text{V}$, $V_5 = 5\text{V}$ and $T_a = 0$ to 70°C . Typical values refer to $T_a = 25^{\circ}\text{C}$. Low duty cycle pulse testing are used which keeps junction and case temperatures equal to the ambient temperature.

PARAMETER	SYM	TEST CONDITION	MIN	TYP	MAX	UNITS
VID Section						
DAC output voltage (note 1)			0.99Vs	Vs	1.01Vs	V
DAC Output Line Regulation					0.1	%
DAC Output Temp Variation					0.5	%
VID Input LO					0.4	V
VID Input HI			2			V
VID input internal pull-up resistor to V5				27		k Ω
Power Good Section						
Under voltage lower trip point		Vout ramping down	0.89Vs	0.90Vs	0.91Vs	V
Under voltage upper trip point		Vout ramping up		0.92Vs		V
UV Hysterises			.015Vs	.02Vs	.025Vs	V
Over voltage upper trip point		Vout ramping up	1.09Vs	1.10Vs	1.11Vs	V
Over voltage lower trip point		Vout ramping down		1.08Vs		V
OV Hysterises			.015Vs	.02Vs	.025Vs	V
Power Good Output LO		RL=3mA			0.4	V
Power Good Output HI		RL=5K pull up to 5V	4.8			V
Soft Start Section						
Soft Start Current		CS+ =0V, CS- =5V		10		μA

UVLO Section						
UVLO Threshold-12V		Supply ramping up	9.2	10	10.8	V
UVLO Hysterises-12V			0.3	0.4	0.5	V
UVLO Threshold-5V		Supply ramping up	4.1	4.3	4.5	V
UVLO Hysterises-5V			0.2	0.3	0.4	V
Error Comparator Section						
Input bias current					2	uA
Input Offset Voltage			-2		+2	mV
Delay to Output		Vdiff=10mV			100	nS
Current Limit Section						
C.S Threshold Set Current			160	200	240	uA
C.S Comp Offset Voltage			-5		+5	mV
Hiccup Duty Cycle		Css=0.1 uF			2	%
Supply Current						
Operating Supply Current		CL=3000pF V5 V12		20 14		mA
Output Drivers Section						
Rise Time		CL=3000pF		70	100	nS
Fall Time		CL=3000pF		70	130	nS
Dead band Time		CL=3000pF	100	200	300	nS
Oscillator Section						
Osc Frequency		Ct=150pF	190	220	250	Khz
Osc Valley					0.2	V
Osc Peak				V5		V
Output Enable Section						
Pull up Resistor to V5				35		kΩ
HI Threshold Voltage			2			V
LO Threshold Voltage					0.8	V
Over Voltage Section						
OVP Drive Current				50		mA

Note 1: Vs refers to the set point voltage given in Table 1.

D4	D3	D2	D1	D0	Vs
0	1	1	1	1	1.30*
0	1	1	1	0	1.35*
0	1	1	0	1	1.40*
0	1	1	0	0	1.45*
0	1	0	1	1	1.50*
0	1	0	1	0	1.55*
0	1	0	0	1	1.60*
0	1	0	0	0	1.65*
0	0	1	1	1	1.70*
0	0	1	1	0	1.75*
0	0	1	0	1	1.80
0	0	1	0	0	1.85
0	0	0	1	1	1.90
0	0	0	1	0	1.95
0	0	0	0	1	2.00
0	0	0	0	0	2.05

D4	D3	D2	D1	D0	Vs
1	1	1	1	1	**
1	1	1	1	0	2.1
1	1	1	0	1	2.2
1	1	1	0	0	2.3
1	1	0	1	1	2.4
1	1	0	1	0	2.5
1	1	0	0	1	2.6
1	1	0	0	0	2.7
1	0	1	1	1	2.8
1	0	1	1	0	2.9
1	0	1	0	1	3.0
1	0	1	0	0	3.1
1	0	0	1	1	3.2
1	0	0	1	0	3.3
1	0	0	0	1	3.4
1	0	0	0	0	3.5

* Output voltage is disabled for US3010A.

** Output voltage is disabled for all versions.

Table 1 - Set point voltage vs. VID codes

US3010/3010A

PIN DESCRIPTIONS

PIN#	PIN SYMBOL	Pin Description
20	D0	LSB input to the DAC that programs the output voltage. This pin can be pulled up externally by a 10k resistor to either 3.3V or 5V supply.
19	D1	Input to the DAC that programs the output voltage. This pin can be pulled up externally by a 10k Ω resistor to either 3.3V or 5V supply.
18	D2	Input to the DAC that programs the output voltage. This pin can be pulled up externally by a 10k resistor to either 3.3V or 5V supply.
17	D3	MSB input to the DAC that programs the output voltage. This pin can be pulled up externally by a 10k resistor to either 3.3V or 5V supply.
16	D4	This pin selects a range of output voltages for the DAC. The voltage range for both the "A" and the none "A" versions of the device is given in table 1.
4	PGd	This pin is an open collector output that switches LO when the output of the converter is not within $\pm 10\%$ (typ) of the nominal output voltage. When PWRGD pin switches LO the sat voltage is less than 0.4V at 3mA.
15	Vfb	This pin is connected directly to the output of the Core supply to provide feedback to the Error comparator.
6	CS+	This pin is connected to the Drain of the power MOSFET of the Core supply and it provides the positive sensing for the internal current sensing circuitry. An external resistor programs the C.S threshold depending on the Rds of the power MOSFET. An external capacitor is placed in parallel with the programming resistor to provide high frequency noise filtering.
5	CS-	This pin is connected to the Source of the power MOSFET for the Core supply and it provides the negative sensing for the internal current sensing circuitry.
13	SS	This pin provides the soft start for the switching regulator. An internal current source charges an external capacitor that is connected from this pin to the GND which ramps up the outputs of the switching regulator, preventing the outputs from overshooting as well as limiting the input current. The second function of the Soft Start cap is to provide long off time for the synchronous MOSFET or the Catch diode (HICCUP) during current limiting.
1	Ct	This pin programs the oscillator frequency in the range of 50 kHz to 500kHz with an external capacitor connected from this pin to the GND.
10	Gnd	This pin serves as the ground pin and must be connected directly to the ground plane. A high frequency capacitor (0.1 to 1 uF) must be connected from V5 and V12 pins to this pin for noise free operation.
11	LDrv	Output driver for the synchronous power MOSFET.
8	HDrv	Output driver for the high side power MOSFET.
12	V12	This pin is connected to the 12 V supply and serves as the power Vcc pin for the output drivers. A high frequency capacitor (0.1 to 1 uF) must be connected directly from this pin to GND pin in order to supply the peak current to the power MOSFET during the transitions.
2	V5	5V supply voltage.
3	OVP	Over voltage comparator output.
14	OUTEN	This is the output enable pin. This pin is internally pulled high through a 35k Ω resistor to 5V supply. A low signal on this pin disables the output.
7,9	NC	No connect.

BLOCK DIAGRAM




Figure 1 - Simplified block diagram of the US3010/3010A.

US3010/3010A and SC1152 Dual Layout Parts List

Ref Desig	Description	Qty	Part #	Manuf
Q1	MOSFET	1	IRL3103 IRL3103S (Note 1)	IR
Q2	MOSFET	1	IRL3103 IRL3103S (Note 1)	IR
L1	Inductor	1	L=1 uH	
L2	Inductor	1	Core L=2.5 uH R=2 mohm	Micro Metal
C10	Capacitor ,Electrolytic	5	6MV1500GX ,1500uF,6.3V,	Sanyo
C3	Capacitor ,Electrolytic	2	6MV1500GX ,1500uF,6.3V,	Sanyo
C1	Capacitor ,Electrolytic	1	680uF,10V, EEUFA1A681L	Panasonic
C2	Capacitor , Ceramic	1	1 uF , SMT	
C5	Capacitor , Ceramic	1	220 pF , SMT	
C4,6	Capacitor , Ceramic	2	1 uF , SMT	
C9	Capacitor , Ceramic	1	150 pF , X7R, SMT	
C7	Capacitor , Ceramic	1	470pF , SMT	
C11	Capacitor , Ceramic	1	0.01 uF , SMT	
C8	Capacitor , Ceramic	1	open , SMT	
R2	Resistor	1	2.21 k Ω , 1% ,SMT	
R3	Resistor	1	10 Ω , 5% , SMT , 1206 size	
R4	Resistor	1	Short, SMT	
R5	Resistor	1	10 Ω , 5% , SMT , 1206 size	
R6	Resistor	1	10 Ω , 5% , SMT , 1206 size	
R8	Resistor	1	short , #20 AWG wire	
R1,7,9, 10,11	Resistor	5	open , SMT	
R12,13	Resistor	2	100 k Ω , 5% , SMT	
HS1	Q1 Heatsink	1	6270	Thermalloy
HS2	Q2 Heatsink	1	6270	Thermalloy

Note 1 : For the applications where it is desirable not to use the Heatsink, the IRL3103S MOSFET in the TO263 SMT package with 1" square of pad area using top and bottom layers of the board as a minimum is required.

Application Information

An example of how to calculate the components for the application circuit is given below.

Assuming, two sets of output conditions that this regulator must meet,

a) $V_o=2.8V$, $I_o=14.2A$, $\Delta V_o=185mV$, $\Delta I_o=14.2A$

b) $V_o=2V$, $I_o=14.2A$, $\Delta V_o=140mV$, $\Delta I_o=14.2A$

The regulator design will be done such that it meets the worst case requirement of each condition.

Output Capacitor Selection

The first step is to select the output capacitor. This is done primarily by selecting the maximum ESR value that meets the transient voltage budget of the total ΔV_o specification. Assuming that the regulators DC initial accuracy plus the output ripple is 2% of the output voltage, then the maximum ESR of the output capacitor is calculated as :

$$ESR \leq \frac{100}{14.2} = 7 \text{ m}\Omega$$

The Sanyo M VG X series is a good choice to achieve both the price and performance goals. The 6M V1500GX, 1500uF, 6.3V has an ESR of less than 36 m Ω typ. Selecting 6 of these capacitors in parallel has an ESR of $\approx 6 \text{ m}\Omega$ which achieves our low ESR goal.

Other type of Electrolytic capacitors from other manufacturers to consider are the Panasonic "FA" series or the Nichicon "PL" series.

Reducing the Output Capacitors Using Voltage Level Shifting Technique

The trace resistance or an external resistor from the output of the switching regulator to the Slot 1 can be used to the circuit advantage and possibly **reduce the number of output capacitors, by level shifting the DC regulation point when transitioning from light load to full load and vice versa**. To accomplish this, the output of the regulator is typically set about half the DC drop that results from light load to full load. For example, if the total resistance from the output capacitors to the Slot 1 and back to the GND pin of the device is 5m Ω and if the total ΔI , the change from light load to full load is 14A, then the output voltage measured at the top of the resistor divider which is also connected to the output capacitors in this case, must be set at half of the 70 mV or 35mV higher than the DAC voltage setting.

This intentional voltage level shifting during the load transient eases the requirement for the output capacitor ESR at the cost of load regulation. One can show that the new ESR requirement eases up by **half the total trace resistance**. For example, if the ESR requirement of the output capacitors without voltage level shifting must be 7m Ω then after level shifting the new ESR will only need to be 8.5m Ω if the trace resistance is 5m Ω ($7+5/2=9.5$). However, one must be careful that the combined "voltage level shifting" and the transient response is still within the maximum tolerance of the Intel specification. To insure this, the maximum trace resistance must be less than:

$$R_s \leq 2(V_{\text{spec}} - 0.02 \cdot V_o - \Delta V_o) / \Delta I$$

Where :

R_s =Total maximum trace resistance allowed

V_{spec} =Intel total voltage spec

V_o =Output voltage

ΔV_o =Output ripple voltage

ΔI =load current step

For example, assuming:

$V_{\text{spec}}=\pm 140 \text{ mV}=\pm 0.1V$ for 2V output

$V_o=2V$

ΔV_o =assume 10mV=0.01V

$\Delta I=14.2A$

Then the R_s is calculated to be:

$$R_s \leq 2(0.140 - 0.02 \cdot 2 - 0.01) / 14.2 = 12.6 \text{ m}\Omega$$

However, if a resistor of this value is used, the maximum power dissipated in the trace (or if an external resistor is being used) must also be considered. For example if $R_s=12.6 \text{ m}\Omega$, the power dissipated is $(I_o^2) \cdot R_s = (14.2^2) \cdot 12.6 = 2.54W$. This is a lot of power to be dissipated in a system. So, if the $R_s=5 \text{ m}\Omega$, then the power dissipated is about 1W which is much more acceptable. If level shifting is not implemented, then the maximum output capacitor ESR was shown previously to be 7m Ω which translated to ≈ 6 of the 1500uF, 6MV1500GX type Sanyo capacitors. With $R_s=5 \text{ m}\Omega$, the maximum ESR becomes 9.5m Ω which is equivalent to ≈ 4 caps. Another important consideration is that **if a trace is being used to implement the resistor, the power dissipated by the trace increases the case temperature of the output capacitors which could seriously effect the life time of the output capacitors**.

Output Inductor Selection

The output inductance must be selected such that under low line and the maximum output voltage condition, the inductor current slope times the output capacitor ESR is ramping up faster than the capacitor voltage is

drooping during a load current step. However if the inductor is too small, the output ripple current and ripple voltage become too large. One solution to bring the ripple current down is to increase the switching frequency, however that will be at the cost of reduced efficiency and higher system cost. The following set of formulas are derived to achieve the optimum performance without many design iterations.

The maximum output inductance is calculated using the following equation :

$$L = ESR * C * (V_{inmin} - V_{omax}) / (2 * \Delta I)$$

Where :

V_{inmin} = Minimum input voltage

For $V_o = 2.8 \text{ V}$, $\Delta I = 14.2 \text{ A}$

$$L = 0.006 * 9000 * (4.75 - 2.8) / (2 * 14.2) = 3.7 \text{ uH}$$

Assuming that the programmed switching frequency is set at 200 KHZ, an inductor is designed using the Micrometals' powder iron core material. The summary of the design is outlined below :

The selected core material is Powder Iron, the selected core is T50-52D from Micro Metal wounded with 8 Turns of # 16 AWG wire, resulting in 3 uH inductance with $\approx 3 \text{ m}\Omega$ of DC resistance.

Assuming $L = 3 \text{ uH}$ and the switching frequency ; $f_{sw} = 200 \text{ KHZ}$, the inductor ripple current and the output ripple voltage is calculated using the following set of equations :

$$T = 1/f_{sw}$$

$T \equiv$ Switching Period

$$D \approx (V_o + V_{sync}) / (V_{in} - V_{sw} + V_{sync})$$

$D \equiv$ Duty Cycle

$$T_{on} = D * T$$

$V_{sw} \equiv$ High side Mosfet ON Voltage = $I_o * R_{ds}$

$R_{ds} \equiv$ Mosfet On Resistance

$$T_{off} = T - T_{on}$$

$V_{sync} \equiv$ Synchronous MOSFET ON Voltage = $I_o * R_{ds}$

$$\Delta I_r = (V_o + V_{sync}) * T_{off} / L$$

$\Delta I_r \equiv$ Inductor Ripple Current

$$\Delta V_o = \Delta I_r * ESR$$

$\Delta V_o \equiv$ Output Ripple Voltage

In our example for $V_o = 2.8\text{V}$ and 14.2 A load, Assuming IRL3103 MOSFET for both switches with maximum on resistance of $19 \text{ m}\Omega$, we have :

$$T = 1 / 200000 = 5 \text{ uSec}$$

$$V_{sw} = V_{sync} = 14.2 * 0.019 = 0.27 \text{ V}$$

$$D \approx (2.8 + 0.27) / (5 - 0.27 + 0.27) = 0.61$$

$$T_{on} = 0.61 * 5 = 3.1 \text{ uSec}$$

$$T_{off} = 5 - 3.1 = 1.9 \text{ uSec}$$

$$\Delta I_r = (2.8 + 0.27) * 1.9 / 3 = 1.94 \text{ A}$$

$$\Delta V_o = 1.94 * .006 = .011 \text{ V} = 11 \text{ mV}$$

Power Component Selection

Assuming IRL3103 MOSFETs as power components, we will calculate the maximum power dissipation as follows:

For high side switch the maximum power dissipation happens at maximum V_o and maximum duty cycle.

$$D_{max} \approx (2.8 + 0.27) / (4.75 - 0.27 + 0.27) = 0.65$$

$$P_{dh} = D_{max} * I_o^2 * R_{ds(max)}$$

$$P_{dh} = 0.65 * 14.2^2 * 0.029 = 3.8 \text{ W}$$

$R_{ds(max)}$ = Maximum R_{ds-on} of the MOSFET at 125°C

For synch MOSFET, maximum power dissipation happens at minimum V_o and minimum duty cycle.

$$D_{min} \approx (2 + 0.27) / (5.25 - 0.27 + 0.27) = 0.43$$

$$P_{ds} = (1 - D_{min}) * I_o^2 * R_{ds(max)}$$

$$P_{ds} = (1 - 0.43) * 14.2^2 * 0.029 = 3.33 \text{ W}$$

Heatsink Selection

Selection of the heat sink is based on the maximum allowable junction temperature of the MOSFETS. Since we previously selected the maximum R_{ds-on} at 125°C , then we must keep the junction below this temperature. Selecting TO220 package gives $\theta_{jc} = 1.8^\circ\text{C/W}$ (From the vendors' datasheet) and assuming that the selected heatsink is Black Anodized, the Heat sink to Case thermal resistance is ; $\theta_{cs} = 0.05^\circ\text{C/W}$, the maximum heat sink temperature is then calculated as :

$$T_s = T_j - P_d * (\theta_{jc} + \theta_{cs})$$

$$T_s = 125 - 3.82 * (1.8 + 0.05) = 118^\circ\text{C}$$

With the maximum heat sink temperature calculated in the previous step, the Heat Sink to Air thermal resistance (θ_{sa}) is calculated as follows :

Assuming $T_a = 35^\circ\text{C}$

$$\Delta T = T_s - T_a = 118 - 35 = 83^\circ\text{C} \quad \text{Temperature Rise}$$

Above Ambient

$$\theta_{sa} = \Delta T / P_d$$

$$\theta_{sa} = 83 / 3.82 = 22^\circ\text{C/W}$$

Next, a heat sink with lower θ_{sa} than the one calculated in the previous step must be selected. One way to do this is to simply look at the graphs of the "Heat Sink Temp Rise Above the Ambient" vs. the "Power Dissipation" given in the heatsink manufacturers' catalog and select a heat sink that results in lower temperature rise than the one calculated in previous step. The following heat sinks from Aavid and Thermalloy meet this criteria.

Co.	Part #
Thermalloy	6078B
AAVID	577002

US3010/3010A

Following the same procedure for the Schottky diode results in a heatsink with $\theta_{sa} = 25 \text{ }^\circ\text{C/W}$. Although it is possible to select a slightly smaller heatsink, for simplicity the same heatsink as the one for the high side MOSFET is also selected for the synchronous MOSFET.

Switcher Current Limit Protection

The IC uses the MOSFET R_{ds-on} as the sensing resistor to sense the MOSFET current and compares to a programmed voltage which is set externally via a resistor (R_{cs}) placed between the drain of the MOSFET and the "CS+" terminal of the IC as shown in the application circuit. For example, if the desired current limit point is set to be 22A and from our previous selection, the maximum MOSFET $R_{ds-on}=19\text{m}\Omega$, then the current sense resistor, R_{cs} is calculated as :

$$V_{cs}=I_{cL}*R_{ds}=22*0.019=0.418\text{V}$$

$$R_{cs}=V_{cs}/I_b=(0.418\text{V})/(200\mu\text{A})=2.1\text{k}\Omega$$

Where: $I_b=200\mu\text{A}$ is the internal current setting of the device

Switcher Timing Capacitor Selection

The US3010A frequency can be programmed using an external timing capacitor. The value of C_t can be approximated using the equation below:

$$F_{sw} \approx \frac{3.5 \times 10^{-5}}{C_T}$$

Where :

$$C_T = \text{Timing Capacitor}$$

$$F_{sw} = \text{Switching Frequency}$$

If, $F_{sw}=200 \text{ kHz}$:

$$C_T \approx \frac{3.5 \times 10^{-5}}{200 \times 10^3} = 175 \text{ pF}$$

Switcher Output Voltage Adjust

As it was discussed earlier, the trace resistance from the output of the switching regulator to the Slot 1 can be used to the circuit advantage and possibly reduce the number of output capacitors, by level shifting the DC regulation point when transitioning from light load to full load and vice versa. To account for the DC drop, the output of the regulator is typically set about half the DC drop that results from light load to full load. For example, if the total resistance from the output capacitors to the

Slot 1 and back to the GND pin of the device is $5\text{m}\Omega$ and if the total ΔI , the change from light load to full load is 14A, then the output voltage measured at the top of the resistor divider which is also connected to the output capacitors in this case, must be set at half of the 70 mV or 35mV higher than the DAC voltage setting. To do this, the top resistor of the resistor divider, R_{top} is set at 100Ω , and the bottom resistor, R_b is calculated. For example, if DAC voltage setting is for 2.8V and the desired output under light load is 2.835V, then R_b is calculated using the following formula :

$$R_b = 100 * \left\{ \frac{V_{dac}}{(V_o - 1.004 * V_{dac})} \right\} \quad [\Omega]$$

$$R_b = 100 * \left\{ \frac{2.8}{(2.835 - 1.004 * 2.800)} \right\} = 11.76 \text{ k}\Omega$$

Select $11.8 \text{ k}\Omega$, 1%

Note: The value of the top resistor must not exceed 100Ω . The bottom resistor can then be adjusted to raise the output voltage.

Soft Start Capacitor Selection

The soft start capacitor must be selected such that during the start up when the output capacitors are charging up, the peak inductor current does not reach the current limit threshold. A minimum of $1\mu\text{F}$ capacitor insures this for most applications. An internal $10\mu\text{A}$ current source charges the soft start capacitor which slowly ramps up the inverting input of the PWM comparator V_{fb3} . This insures the output voltage to ramp at the same rate as the soft start cap thereby limiting the input current. For example, with $1\mu\text{F}$ and the $10\mu\text{A}$ internal current source the ramp up rate is $(\Delta V / \Delta t) = I / C = 1\text{V} / 100\text{mS}$. Assuming that the output capacitance is $9000\mu\text{F}$, the maximum start up current will be:
 $I = 9000\mu\text{F} * (1\text{V} / 100\text{mS}) = 0.09\text{A}$

Input Filter

It is highly recommended to place an inductor between the system 5V supply and the input capacitors of the switching regulator to isolate the 5V supply from the switching noise that occurs during the turn on and off of the switching components. Typically an inductor in the range of 1 to 3 μH will be sufficient in this type of application.

Switcher External Shutdown

The best way to shutdown the part is to pull down on the soft start pin using an external small signal transistor such as 2N3904 or 2N7002 small signal MOSFET. This allows slow ramp up of the output, the same as the power up.

Layout Considerations

Switching regulators require careful attention to the layout of the components, specifically power components since they switch large currents. These switching components can create large amount of voltage spikes and high frequency harmonics if some of the critical components are far away from each other and are connected with inductive traces. The following is a guideline of how to place the critical components and the connections between them in order to minimize the above issues.

Start the layout by first placing the power components:

- 1) Place the input capacitors C3 and the high side mosfet ,Q1 as close to each other as possible
 - 2) Place the synchronous mosfet,Q2 and the Q1 as close to each other as possible with the intention that the source of Q1 and drain of the Q2 has the shortest length.
 - 3) Place the snubber R4 & C7 between Q1 & Q2.
 - 4) Place the output inductor ,L2 and the output capacitors ,C10 between the mosfet and the load with output capacitors distributed along the slot 1 and close to it.
 - 5) Place the bypass capacitors, C4 and C6 right next to 12V and 5V pins. C4 next to the 12V, pin 12 and C6 next to the 5V, pin 2.
 - 6) Place the IC such that the pwm output drives, pins 9 and 11 are relatively short distance from gates of Q1 and Q2.
 - 7) If the ouput voltage is to be adjusted, place resistor dividers close to the feedback pin.
- Note 1: Although, the device does not require resistor dividers and the feedback pin can be directly connected to the output, they can be used to set the outputs slightly higher to account for any output drop at the load due to the trace resistance. See the application note.
- 8) Place timing capacitor C9 close to pin1 and soft start capacitor C2 close to pin 13

Component connections:

Note : It is extremely important that no data bus should be passing through the switching regulator section specifically close to the fast transition nodes such as PWM drives or the inductor voltage.

Using 4 layer board, dedicate on layer to GND, another layer as the power layer for the 5V, 3.3V and Vcore.

Connect all grounds to the ground plane using direct vias to the ground plane.

Use large low inductance/low impedance plane to connect the following connections either using component side or the solder side.

- a) C3 to Q1 Drain
- b) Q1 Source to Q2 Drain

- c) Q2 drain to L2
- d) L2 to the output capacitors, C10
- e) C10 to the slot 1
- f) Input filter L1 to the C3

Connect the rest of the components using the shortest connection possible