

8-bit Proprietary Microcontroller

CMOS

F²MC-8L MB89160/160A Series

MB89161/163/165/P165/PV160

MB89161A/163A/165A/W165

■ DESCRIPTION

The MB89160 series is a line of the general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions such as an LCD controller/driver, an A/D converter, timers, a serial interface, PWM timers, and external interrupts.


■ FEATURES

- F²MC-8L family CPU core
- Dual-clock control system
- Maximum memory size: 16-Kbyte ROM, 512-byte RAM (max.)
- Minimum execution time: 0.95 µs/4.2 MHz
- I/O ports: max. 54 channels
- 21-bit time-base counter
- 8/16-bit timer/counter: 2 or 1 channels
- 8-bit serial I/O: 1 channel
- External interrupts (wake-up function): Four channels with edge selection plus eight level-interrupt channels
- 8-bit A/D converter: 8 channels
- 8-bit PWM timers: 2 channels
- Watch prescaler (15 bits)
- LCD controller/driver: 24 segments × 4 commons (max. 96 pixels)
- LCD driving reference voltage generator and booster (option)
- Remote control transmission output
- Buzzer output
- Power-on reset function (option)
- Low-power consumption modes (stop, sleep, and watch mode)
- CMOS technology

MB89160/160A Series


■ PACKAGE

80-pin Plastic SQFP




(FTP-80P-M05)

80-pin Plastic QFP




(FTP-80P-M06)

80-pin Plastic QFP




(FTP-80P-M11)

80-pin Ceramic QFP



(FTP-80C-A02)

80-pin Ceramic MQFP



(MQP-80C-P01)

MB89160/160A Series

■ PRODUCT LINEUP

Part number Parameter	MB89161/ MB89161A ^{*1}	MB89163/ MB89163A ^{*1}	MB89165/ MB89165A ^{*1}	MB89P165	MB89W165	MB89PV160			
Classification	Mass production products (mask ROM products)			One-time PROM product	EPROM product	Piggyback/ evaluation product (for development)			
ROM size	4 K × 8 bits (internal mask ROM)	8 K × 8 bits (internal mask ROM)	16 K × 8 bits (internal mask ROM)	16 K × 8 bits (internal PROM, programming with general-purpose EPROM programmer)		32 K × 8 bits (external ROM)			
RAM size	128 × 8 bits	256 × 8 bits	512 × 8 bits						
CPU functions	Number of instructions: 136 Instruction bit length: 8 bits Instruction length: 1 to 3 bytes Data bit length: 1, 8, 16 bits Minimum execution time: 0.95 µs/4.2 MHz Interrupt processing time: 9 µs/4.2 MHz								
Ports	I/O port (N-ch open-drain): 8 (6 ports also serve as peripherals, 3 ports are a heavy-current drive type.) Output ports (N-ch open-drain): 28 (16 ports also serve as segment pins, 2 ports serve as booster capacitor connection pins, 2 ports serve as common pins.) ^{*3} (8 ports also serve as an A/D input) I/O ports (CMOS): 16 (12 ports also serve as an external interrupt) Output ports (CMOS): 2 (Also serve as peripherals) Total: 54 (max.)								
Timer/counter	8-bit timer operation (toggled output capable, operating clock cycle 1.9 µs to 486 µs) 16-bit timer operation (toggled output capable, operating clock cycle 1.9 µs to 486 µs)								
Serial I/O	8 bits LSB first/MSB first selectability One clock selectable from four operation clocks (one external shift clock, three internal shift clocks: 1.9 µs, 7.6 µs, 30.4 µs)								
LCD controller/driver	Common output: 4 (max.) Segment output: 24 (max.) ^{*3} Bias power supply pins: 4 LCD display RAM size: 24 × 4 bits Booster for LCD driving: Built-in (product with a booster) ^{*3} Dividing resistor for LCD driving: Built-in (an external resistor selectability)			Without a booster for LCD driving					
A/D converter	8-bit resolution × 8 channels A/D conversion mode (conversion time 43 µs/4.2 MHz (44 instruction cycles)) Sense mode (conversion time 11.9 µs/4.2 MHz) Continuous activation by an internal timer capable Reference voltage input								

(Continued)

MB89160/160A Series

(Continued)

Part number Parameter	MB89161/ MB89161A ^{*1}	MB89163/ MB89163A ^{*1}	MB89165/ MB89165A ^{*1}	MB89P165	MB89W165	MB89PV160
PWM timer 1, PWM timer 2			8 bits × 2 channels 8-bit reload timer operation (toggled output capable, operating clock cycle: 0.95 µs to 124 ms) 8-bit resolution PWM operation (conversion cycle: 243 µs to 32 s)			
External interrupt 1 (wake-up function)			4 independent channels (edge selectability) Rising edge/falling edge selectability Used also for wake-up from stop/sleep mode. (Edge detection is also permitted in stop mode.)			
External interrupt 2			"L" level interrupts × 8 channels			
Buzzer output			1 (7 frequencies are selectable by the software.)			
Remote control transmission output			1 (Pulse width and cycle are software selectable.)			
Standby modes			Subclock mode, sleep mode, stop mode, and watch mode			
Process			CMOS			
Operating voltage ^{*2}	2.2 V to 6.0 V (single clock)/ 2.2 V to 4.0 V (dual clock)			2.7 V to 6.0 V		
EPROM for use						MBM27C256A- 20TV

*1: Products with an internal booster.

*2: Varies with conditions such as the operating frequency. (The operating voltage of the A/D converter is assured separately. See section "■ Electrical Characteristics".)

*3: See section "■ Mask Options."

■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89161 MB89161A	MB89163 MB89163A	MB89165 MB89165A	MB89PW165	MB89W165	MB89PV160
FPT-80P-M05	○	○	○	○	×	×
FPT-80P-M06	○	○	○	○	×	×
FPT-80P-M11	○	○	○	○	×	×
MQP-80C-P01	×	×	×	×	○	×
FPT-80C-A02	×	×	×	×	×	○

○ : Available × : Not available

Note: For more information about each package, see section "■ Package Dimensions."

MB89160/160A Series

■ DIFFERENCES AMONG PRODUCTS

1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

- On the MB89161/A and MB89163/A, the upper half of each register bank cannot be used.
- The stack area, etc., is set at the upper limit of the RAM.

2. Current Consumption

- In the case of the MB89PV160, add the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than the product with a mask ROM.

However, the current consumption in the sleep/stop modes is the same. (For more information, see section “■ Electrical Characteristics.”)

3. Mask Options

Functions that can be selected as options and how to designate these options vary by the product.

Before using options check section “■ Mask Options.”


Take particular care on the following points:

- A pull-up resistor cannot be set for P20 to P27 on the MB89P165.
- A pull-up resistor is not selectable for P40 to P47 and P60 to P67 if they are used as LCD pins.
- Options are fixed on the MB89PV160.

MB89160/160A Series

■ PIN ASSIGNMENT

(Top view)



*1: For products with a booster circuit

*2: For products without a booster circuit

*3: N-ch open-drain heavy-current drive type


*4 to *7: Selected using the mask option (in units of 4 pins)

*8: Selected using the mask option (in units of 2 pins)

Note: For more information on mask option combinations of *4 to *8, see section "■ Mask Options."


MB89160/160A Series

(Top view)

(FPT-80P-M06)
(FPT-80C-A02)^{*1}: For products with a booster circuit^{*2}: For products without a booster circuit^{*3}: N-ch open-drain heavy-current drive type^{*4} to ^{*7}: Selected using the mask option (in units of 4 pins)^{*8}: Selected using the mask option (in units of 2 pins)Note: For more information on mask option combinations of ^{*4} to ^{*8}, see section "■ Mask Options."

MB89160/160A Series

(Top view)




(FPT-80P-M05)

- *1: For products with a booster circuit
- *2: For products without a booster circuit
- *3: N-ch open-drain heavy-current drive type
- *4 to *7: Selected using the mask option (in units of 4 pins)
- *8: Selected using the mask option (in units of 2 pins)

Note: For more information on mask option combinations of *4 to *8, see section "■ Mask Options."

MB89160/160A Series



*1: For products with a booster circuit

*2: For products without a booster circuit

*3: N-ch open-drain heavy-current drive type

*4 to *7: Selected using the mask option (in units of 4 pins)

*8: Selected using the mask option (in units of 2 pins)

Note: For more information on mask option combinations of *4 to *8, see section "■ Mask Options."

- Pin assignment on package top (MB89PV160 only)

Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name	Pin no.	Pin name
81	N.C.	89	A2	97	N.C.	105	OE
82	V _{PP}	90	A1	98	O4	106	N.C.
83	A12	91	A0	99	O5	107	A11
84	A7	92	N.C.	100	O6	108	A9
85	A6	93	O1	101	O7	109	A8
86	A5	94	O2	102	O8	110	A13
87	A4	95	O3	103	CE	111	A14
88	A3	96	Vss	104	A10	112	Vcc

N.C.: Internally connected. Do not use.

MB89160/160A Series

■ PIN DESCRIPTION

Pin no.		Pin name	Circuit type	Function
SQFP ^{*1}	MQFP ^{*3} QFP ^{*4}			
16	18	X0	A	Main clock crystal oscillator pins CR oscillation selectability (mask products only)
15	17	X1		
18	20	MOD0	C	Operating mode selection pins
17	19	MOD1		Connect directly to V _{ss} .
19	21	RST	D	Reset I/O pin This pin is an N-ch open-drain output type with a pull-up resistor, and a hysteresis input type. "L" is output from this pin by an internal reset source. The internal circuit is initialized by the input of "L".
20 to 27	22 to 29	P00/INT20 to P07/INT27	E	General-purpose I/O ports Also serve as an external interrupt 2 input (wake-up function). External interrupt 2 input is hysteresis input.
28 to 31	30 to 33	P10/INT10 to P13/INT13	E	General-purpose I/O ports Also serve as an external interrupt 1 input. External interrupt 1 input is hysteresis input.
32 to 35	34 to 37	P14 to P17	F	General-purpose I/O ports
36	38	P20/EC	H	N-ch open-drain general-purpose I/O port Also serves as the external clock input for the timer. The peripheral is a hysteresis input type.
37	39	P21	I	N-ch open-drain general-purpose I/O port
38	40	P22/TO	I	N-ch open-drain general-purpose I/O port Also serves as a timer output.
39	41	P23/SI	H	N-ch open-drain general-purpose I/O port Also serves as the data input for the serial I/O. The peripheral is a hysteresis input type.
40	42	P24/SO	I	N-ch open-drain general-purpose I/O port Also serves as the data output for the serial I/O.
41	43	P25/SCK	H	N-ch open-drain general-purpose I/O port Also serves as the clock I/O for the serial I/O. The peripheral is a hysteresis input type.
42	44	P26	I	N-ch open-drain general-purpose I/O port
43	45	P27/PWM2	I	N-ch open-drain general-purpose I/O port Also serves as the square wave or PWM wave output for the 8-bit PWM timer 2.
49	51	P33	J	Functions as an N-ch open-drain general-purpose output port only in the products without a booster.
		C0	—	Functions as a capacitor connection pin in the products with a booster.

*1: FPT-80P-M05

*2: FPT-80P-M11

*3: MQP-80C-P01

*4: FPT-80P-M06

(Continued)

MB89160/160A Series

(Continued)

Pin no.		Pin name	Circuit type	Function
SQFP ^{*1} QFP ^{*2}	MQFP ^{*3} QFP ^{*4}			
48	50	P32	J	Functions as an N-ch open-drain general-purpose output port only in the products without a booster.
		C1	—	Functions as a capacitor connection pin in the products with a booster.
47	49	P31/PWM1	G	General-purpose output-only port Also serves as the square wave or PWM wave output for the 8-bit PWM timer 1.
46	48	P30/RCO/BUZ	G	General-purpose output-only port Also serves as a buzzer output and a remote control transmission frequency output.
14, 12 to 6	16, 14 to 8	P57/AN7 to P50/AN0	L	N-ch open-drain general-purpose output ports Also serve as an analog input.
2, 1, 80 to 75	4 to 1 80 to 77	P47/SEG23 to P40/SEG16	J/K	N-ch open-drain general-purpose output ports Also serve as an LCD controller/driver segment output. Switching between port and segment output is done by the mask option.
74 to 67	76 to 69	P67/SEG15 to P60/SEG8	J/K	
66 to 59	68 to 61	SEG7 to SEG0	K	LCD controller/driver segment output pins
58, 57	60, 59	P71/COM3, P70/COM2	J/K	N-ch open-drain general-purpose output ports Also serve as an LCD controller/driver common output. Switching between port and common output is done by the mask option.
56, 55	58, 57	COM1, COM0	K	LCD controller/driver common output-only pins
54, 52 to 50	56, 54 to 52	V3, V2 to V0	—	LCD driving power supply pins
44	46	X0A	B	Subclock crystal oscillator pins (32.768 KHz)
45	47	X1A		
53	55	Vcc	—	Power supply pin
13	15	Vss	—	Power supply (GND) pin
5	7	AVss	—	A/D converter power supply pin Use this pin at the same voltage as Vcc.
4	6	AVR	—	A/D converter reference voltage input pin
3	5	AVss	—	A/D converter power supply pin Use this pin at the same voltage as Vss.

*1: FPT-80P-M05

*2: FPT-80P-M11

*3: MQP-80C-P01

*4: FPT-80P-M06





MB89160/160A Series

- External EPROM pins (MB89PV160 only)

Pin no.	Pin name	I/O	Function
82	V _{PP}	O	"H" level output pin
83	A12	O	
84	A7		Address output pins
85	A6		
86	A5		
87	A4		
88	A3		
89	A2		
90	A1		
91	A0		
93	O1	I	Data input pins
94	O2		
95	O3		
96	V _{ss}	O	Power supply (GND) pin
98	O4	I	Data input pins
99	O5		
100	O6		
101	O7		
102	O8		
103	C _E	O	ROM chip enable pin Outputs "H" during standby.
104	A10	O	Address output pin
105	$\overline{O}E$	O	ROM output enable pin Outputs "L" at all times.
107	A11	O	
108	A9		Address output pins
109	A8		
110	A13	O	
111	A14	O	
112	V _{cc}	O	EPROM power supply pin
81	N.C.	—	Internally connected pins Be sure to leave them open.
92			
97			
106			

MB89160/160A Series






■ I/O CIRCUIT TYPE

Type	Circuit	Remarks
A	 <p>Standby control signal</p>	<p>Main clock</p> <ul style="list-style-type: none"> • At an oscillation feedback resistor of approximately $1 \text{ M}\Omega/5.0 \text{ V}$ • CR oscillation is selectable (MB8916X/A only).
B	 <p>Standby control signal</p>	<p>Subclock</p> <ul style="list-style-type: none"> • At an oscillation feedback resistor of approximately $4.5 \text{ M}\Omega/5.0 \text{ V}$
C		
D		<ul style="list-style-type: none"> • At an output pull-up resistor of approximately $50 \text{ k}\Omega/5.0 \text{ V}$ • Hysteresis input
E	 <p>Port</p> <p>Peripheral</p>	<ul style="list-style-type: none"> • CMOS I/O • The peripheral is a hysteresis input type. • Pull-up resistor optional (Not available on the MB89PV160.)

(Continued)

MB89160/160A Series



(Continued)

Type	Circuit	Remarks
F		<ul style="list-style-type: none"> CMOS I/O Pull-up resistor optional (Not available on the MB89PV160)
G		<ul style="list-style-type: none"> CMOS output P-ch output is a heavy-current drive type.
H		<ul style="list-style-type: none"> N-ch open-drain I/O CMOS input The peripheral is a hysteresis input type. P21, P26, and P27 are a heavy-current drive type. Pull-up resistor optional (Not available on the MB89P165/A, MB89W165/A and MB89PV160)
I		<ul style="list-style-type: none"> N-ch open-drain output CMOS input Pull-up resistor optional (Not available on the MB89P165/A, MB89W165/A and MB89PV160)
J		<ul style="list-style-type: none"> N-ch open-drain output Pull-up resistor optional (Not available on the MB89P165/A, MB89W165/A and MB89PV160) P32 and P33 are not provided with a pull-up resistor.

(Continued)

MB89160/160A Series

(Continued)

Type	Circuit	Remarks
K		<ul style="list-style-type: none"> LCD controller/driver segment output
L	 <p>Analog input</p>	<ul style="list-style-type: none"> N-ch open-drain output Analog input Pull-up resistor optional (Not available on the MB89PV160)

MB89160/160A Series

■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than V_{CC} or lower than V_{SS} is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on “1. Absolute Maximum Ratings” in section “■ Electrical Characteristics” is applied between V_{CC} to V_{SS} .

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AV_{CC} and AV_R) and analog input from exceeding the digital power supply (V_{CC}) when the analog system power supply is turned on and off.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be $AV_{CC} = DAV_C = V_{CC}$ and $AV_{SS} = AVR = V_{SS}$ even if the A/D and D/A converters are not in use.

4. Treatment of N.C. Pin

Be sure to leave (internally connected) N.C. pins open.

5. Power Supply Voltage Fluctuations

Although V_{CC} power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V_{CC} ripple fluctuations (P-P value) will be less than 10% of the standard V_{CC} value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

6. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and wake-up from stop mode.

MB89160/160A Series

■ PROGRAMMING TO THE EPROM ON THE MB89P165


The MB89P165 is an OTPROM version of the MB89160 series.

1. Features

- 32-Kbyte PROM on chip
- Options can be set using the EEPROM programmer.
- Equivalency to the MBM27C256A in EEPROM mode (when programmed with the EEPROM programmer)

2. Memory Space

Memory space in each mode such as 32-Kbyte PROM, option area is diagrammed below.



3. Programming to the EPROM

In EEPROM mode, the MB89P165 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EEPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

When the operating area for a single chip is 16 Kbyte (C000_H to FFFF_H) the PROM can be programmed as follows:


• Programming procedure

- (1) Set the EEPROM programmer to the MBM27C256A.
- (2) Load program into the EEPROM programmer at 4000_H to 7FFF_H.
(Note that addresses C000_H to FFFF_H while operating as a single chip assign to 4000_H to 7FFF_H in EEPROM mode.)
Load option data into address 3FF0_H to 3FF5_H of the EEPROM programmer.
(For information about each corresponding option, see "8. Setting OTPROM Options.")
- (3) Program with the EEPROM programmer.

MB89160/160A Series

4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.



5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

6. EPROM Programmer Adapter Socket

Package	Compatible adapter socket
FPT-80P-M05	ROM-80SQF-28DP-8L
FPT-80P-M06	ROM-80QF-28DP-8L3
FPT-80P-M11	ROM-80QF2-28DP-8L2

7. Erasure

In order to clear all locations of their programmed contents, it is necessary to expose the internal EPROM to an ultraviolet light source. A dosage of 10 W-seconds/cm² is required to completely erase an internal EPROM. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms (Å)) with intensity of 12000 µW/cm² for 15 to 21 minutes. The internal EPROM should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the internal EPROM and similar devices, will erase with light sources having wavelengths shorter than 4000Å. Although erasure time will be much longer than with UV source at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the internal EPROM, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

MB89160/160A Series

8. Setting OTPROM Options

The programming procedure is the same as that for the PROM. Options can be set by programming value at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map:

- **OTPROM option bit map**

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3FF0_H	Vacancy	Vacancy	Oscillation stabilization time		Vacancy Readable	Reset pin output 1: Yes 0: No	Clock mode selection 1: Dual clock 0: Single clock	Power-on reset 1: Yes 0: No
	Readable	Readable	WTM1 See section "■ Mask Option."	WTM0				
3FF1_H	P07 Pull-up 1: No 0: Yes	P06 Pull-up 1: No 0: Yes	P05 Pull-up 1: No 0: Yes	P04 Pull-up 1: No 0: Yes	P03 Pull-up 1: No 0: Yes	P02 Pull-up 1: No 0: Yes	P01 Pull-up 1: No 0: Yes	P00 Pull-up 1: No 0: Yes
3FF2_H	P17 Pull-up 1: No 0: Yes	P16 Pull-up 1: No 0: Yes	P15 Pull-up 1: No 0: Yes	P14 Pull-up 1: No 0: Yes	P13 Pull-up 1: No 0: Yes	P12 Pull-up 1: No 0: Yes	P11 Pull-up 1: No 0: Yes	P10 Pull-up 1: No 0: Yes
3FF3_H	P57 Pull-up 1: No 0: Yes	P56 Pull-up 1: No 0: Yes	P55 Pull-up 1: No 0: Yes	P54 Pull-up 1: No 0: Yes	P53 Pull-up 1: No 0: Yes	P52 Pull-up 1: No 0: Yes	P51 Pull-up 1: No 0: Yes	P50 Pull-up 1: No 0: Yes
3FF4_H	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy
	Readable	Readable	Readable	Readable	Readable	Readable	Readable	Readable
3FF5_H	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy	Vacancy
	Readable	Readable	Readable	Readable	Readable	Readable	Readable	Readable

Notes:

- Set each bit to 1 to erase.

- Do not write 0 to the vacant bit.

The read value of the vacant bit is 1, unless 0 is written to it.

MB89160/160A Series

■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C256A-20TV

2. Programming Socket Adapter


To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

Package	Adapter socket part number
LCC-32 (Rectangle)	ROM-32LC-28DP-YG

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

3. Memory Space

Memory space in each mode, such as 32-Kbyte PROM, option area is diagrammed below.




4. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0000H to 7FFFH.
- (3) Program to 0000H to 7FFFH with the EPROM programmer.

MB89160/160A Series

■ BLOCK DIAGRAM




MB89160/160A Series

■ CPU CORE

1. Memory Space

The microcontrollers of the MB89160 series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89160 series is structured as illustrated below.



MB89160/160A Series

2. Registers


The F²MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

- Program counter (PC): A 16-bit register for indicating instruction storage positions
- Accumulator (A): A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.
- Temporary accumulator (T): A 16-bit register which performs arithmetic operations with the accumulator
When the instruction is an 18-bit data processing instruction, the lower byte is used.
- Index register (IX): A 16-bit register for index modification
- Extra pointer (EP): A 16-bit pointer for indicating a memory address
- Stack pointer (SP): A 16-bit register for indicating a stack area
- Program status (PS): A 16-bit register for storing a register pointer, a condition code

16 bits		Initial value
PC	: Program counter	FFFD _H
A	: Accumulator	Undefined
T	: Temporary accumulator	Undefined
IX	: Index register	Undefined
EP	: Extra pointer	Undefined
SP	: Stack pointer	Undefined
PS	: Program status	I-flag = 0, IL1, 0 = 11 Other bits are undefined.

The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)


Structure of the Program Status Register



MB89160/160A Series

The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

Rule for Conversion of Actual Addresses of the General-purpose Register Area



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

- H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.
- I-flag: Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0 when reset.
- IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High ↓ Low = no interrupt
0	1		
1	0		
1	1		

- N-flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0.
- Z-flag: Set when an arithmetic operation results in 0. Cleared otherwise.
- V-flag: Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.
- C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set the shift-out value in the case of a shift instruction.

MB89160/160A Series


The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers. Up to a total of 16 banks can be used on the MB89163 (RAM 256×8 bits), and a total of 32 banks can be used on the MB89165 (RAM 256×8 bits). The bank currently in use is indicated by the register bank pointer (RP).

Note: The number of register banks that can be used varies with the RAM size.

Register Bank Configuration



MB89160/160A Series

■ I/O MAP

Address	Read/write	Register name	Register description
00H	(R/W)	PDR0	Port 0 data register
01H	(W)	DDR0	Port 0 data direction register
02H	(R/W)	PDR1	Port 1 data register
03H	(W)	DDR1	Port 1 data direction register
04H	(R/W)	PDR2	Port 2 data register
05H	(W)	DDR2	Port 2 data direction register
06H			Vacancy
07H	(R/W)	SYCC	System clock control register
08H	(R/W)	STBC	Standby control register
09H	(R/W)	WDTE	Watchdog timer control register
0AH	(R/W)	TBTC	Time-base timer control register
0BH	(R/W)	WPCR	Watch prescaler control register
0CH	(R/W)	PDR3	Port 3 data register
0DH			Vacancy
0EH	(R/W)	PDR4	Port 4 data register
0FH	(R/W)	PDR5	Port 5 data register
10H	(R/W)	BUZR	Buzzer register
11H			Vacancy
12H	(R/W)	PDR6	Port 6 data register
13H	(R/W)	PDR7	Port 7 data register
14H	(R/W)	RCR1	Remote control transmission register 1
15H	(R/W)	RCR2	Remote control transmission register 2
16H			Vacancy
17H			Vacancy
18H	(R/W)	T2CR	Timer 2 control register
19H	(R/W)	T1CR	Timer 1 control register
1AH	(R/W)	T2DR	Timer 2 data register
1BH	(R/W)	T1DR	Timer 1 data register
1CH	(R/W)	SMR	Serial mode register
1DH	(R/W)	SDR	Serial data register
1EH	(R/W)	CNTR1	PWM 1 control register
1FH	(W)	COMP1	PWM 1 compare register

(Continued)

MB89160/160A Series

(Continued)

Address	Read/write	Register name	Register description
20 _H	(R/W)	CNTR2	PWM 2 control register
21 _H	(W)	COMP2	PWM 2 compare register
22 _H to 2C _H	Vacancy		
2D _H	(R/W)	ADC1	A/D converter control register 1
2E _H	(R/W)	ADC2	A/D converter control register 2
2F _H	(R/W)	ADCD	A/D converter data register
30 _H	(R/W)	EIE1	External interrupt 1 enable register 1
31 _H	(R/W)	EIF1	External interrupt 1 flag register 1
32 _H	(R/W)	EIE2	External interrupt 2 enable register 2
33 _H	(R/W)	EIF2	External interrupt 2 flag register 2
34 _H to 5F _H	Vacancy		
60 _H to 6B _H	(R/W)	VRAM	Display data RAM
6C _H to 71 _H	Vacancy		
72 _H	(R/W)	LCDR	LCD controller/driver control register 1
73 _H to 7B _H	Vacancy		
7C _H	(W)	ILR1	Interrupt level setting register 1
7D _H	(W)	ILR2	Interrupt level setting register 2
7E _H	(W)	ILR3	Interrupt level setting register 3
7F _H	Access prohibited	ITR	Interrupt test register

Note: Do not use vacancies.

MB89160/160A Series

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(AV_{ss} = V_{ss} = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
		Min.	Max.		
Power supply voltage	V _{cc}	V _{ss} - 0.3	V _{ss} + 7.0	V	
	AV _{cc}	V _{ss} - 0.3	V _{ss} + 7.0	V	AV _{cc} must not exceed V _{cc} + 0.3 V.
	AVR	V _{ss} - 0.3	V _{ss} + 7.0	V	AVR must not exceed AV _{cc} + 0.3 V.
LCD power supply voltage	V ₀ to V ₃	V _{ss} - 0.3	V _{ss} + 7.0	V	V ₀ to V ₃ on the product without booster must not exceed V _{cc} .
Input voltage	V _{I1}	V _{ss} - 0.3	V _{cc} + 0.3	V	V _{I1} must not exceed V _{ss} + 7.0 V. All pins except P20 to P27 without a pull-up resistor
	V _{I2}	V _{ss} - 0.3	V _{ss} + 7.0	V	P20 to P27 without a pull-up resistor
Output voltage	V _{O1}	V _{ss} - 0.3	V _{cc} + 0.3	V	V _{O1} must not exceed V _{ss} + 7.0 V. All pins except P20 to P27, P32, P33, P40 to P47, and P60 to P67 without a pull-up resistor
	V _{O2}	V _{ss} - 0.3	V _{ss} + 7.0	V	P20 to P27, P32, P33, P40 to P47, and P60 to P67 without a pull-up resistor
“L” level maximum output current	I _{OL1}	—	10	mA	All pins except P21, P26, and P27
	I _{OL2}	—	20	mA	P21, P26, and P27
“L” level average output current	I _{OLAV1}	—	4	mA	All pins except P21, P26, P27, and power supply pins Average value (operating current × operating rate)
	I _{OLAV2}	—	8	mA	P21, P26, and P27 Average value (operating current × operating rate)
“L” level total maximum output current	ΣI _{OL}	—	100	mA	Peak value
“L” level total average output current	ΣI _{OLAV}	—	40	mA	Average value (operating current × operating rate)
“H” level maximum output current	I _{OH1}	—	-5	mA	All pins except P30, P31, and power supply pins
	I _{OH2}	—	-10	mA	P30 and P31

(Continued)

MB89160/160A Series

(Continued)

(AV_{SS} = V_{SS} = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
		Min.	Max.		
"H" level average output current	I _{OHAV1}	—	-2	mA	All pins except P30, P31, and power supply pins Average value (operating current × operating rate)
	I _{OHAV2}	—	-4	mA	P30 and P31 Average value (operating current × operating rate)
"H" level total maximum output current	ΣI _{OH}	—	-50	mA	Peak value
"H" level total average output current	ΣI _{OHAV}	—	-10	mA	Average value (operating current × operating rate)
Power consumption	P _D	—	300	mW	
Operating temperature	T _A	-40	+85	°C	
Storage temperature	T _{STG}	-55	+150	°C	

Precautions: Permanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. Recommended Operating Conditions

(AV_{SS} = V_{SS} = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
		Min.	Max.		
Power supply voltage	V _{CC} AV _{CC}	2.2 ^{*1}	6.0 ^{*1}	V	Normal operation assurance range ^{*1}
		2.2 ^{*1}	4.0	V	Dual-clock mask ROM products
		2.7	6.0	V	Normal operation assurance range for MB89P165/A and MB89W165/A
		1.5	6.0	V	Retains the RAM state in stop mode
	AVR	2.0	AV _{CC}	V	Normal operation assurance range
LCD power supply voltage	V ₀ to V ₃	V _{SS}	V _{CC}	V	V ₀ to V ₃ pins on the products without a booster LCD power supply range (The optimum value dependent on the LCD element in use.)
EPROM program power supply voltage	V _{PP}	—	V _{SS} + 13.0	V	MOD1 pin of the MB89P165
Operating temperature	T _A	-40	+85	°C	

*1: The minimum operating power supply voltage varies with the execution time (instruction cycle time) setting for the operating frequency.

A/D converter assurance accuracy varies with the operating power supply voltage.

*2: P32 and P33 are applicable only for products of the MB89160 series (without "A" suffix).
P40 to P47 and P60 to P67 are applicable when selected as ports.

MB89160/160A Series




Figure 1 Operating Voltage vs. Main Clock Operating Frequency (Single-clock MB8916X/A and MB89P165/PV160)

MB89160/160A Series




Figure 2 Operating Voltage vs. Main Clock Operating Frequency (Dual-clock MB8916X/A)

Figures 1 and 2 indicate the operating frequency of the external oscillator at an instruction cycle of $4/F_{ch}$. Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

MB89160/160A Series

3. DC Characteristics

(1) Pin DC characteristics ($V_{CC} = +5.0$ V)

($V_{SS} = 0.0$ V, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
"H" level input voltage	V_{IH}	P00 to P07, P10 to P17, P20 to P27	—	0.7 V_{CC}	—	$V_{CC} + 0.3$	V	
	V_{IHS}	RST, MOD0, MOD1, EC, SI, SCK, INT10 to INT13, INT20 to INT27		0.8 V_{CC}	—	$V_{CC} + 0.3$	V	
"L" level input voltage	V_{IL}	P00 to P07, P10 to P17, P20 to P27	—	$V_{SS} - 0.3$	—	0.3 V_{CC}	V	
	V_{ILS}	RST, MOD0, MOD1, EC, SI, SCK, INT10 to INT13, INT20 to INT27		$V_{SS} - 0.3$	—	0.2 V_{CC}	V	
Open-drain output pin application voltage	V_{D1}	P20 to P27, P33, P32, P40 to P47, P60 to P67	$I_{OH} = -2.0$ mA	$V_{SS} - 0.3$	—	$V_{SS} + 6.0^{*2}$	V	P20 to P27, P40 to P47, and P60 to P67 without pull-up resistor only
	V_{D2}	P50 to P57		$V_{SS} - 0.3$	—	$V_{CC} + 0.3$	V	
"H" level output voltage	V_{OH1}	P00 to P07, P10 to P17	$I_{OH} = -2.0$ mA	2.4	—	—	V	
	V_{OH2}	P30, P31	$I_{OH} = -6.0$ mA	4.0	—	—	V	
"L" level output voltage	V_{OL}	P00 to P07, P10 to P17, P20 to P27, P30 to P33, P40 to P47, P50 to P57, P60 to P67, P70 to P71	$I_{OL} = 1.8$ mA	—	—	0.4	V	
	V_{OL2}	P21, P26, P27	$I_{OL} = 8.0$ mA	—	—	0.4	V	
	V_{OL3}	RST	$I_{OL} = 4.0$ mA	—	—	0.6	V	
Input leakage current (Hi-z output leakage current)	I_{LI1}	P00 to P07, P10 to P17, MOD0, MOD1, P30, P31	$0.45 \text{ V} < V_I < V_{CC}$	—	—	± 5	μA	Without pull-up resistor

(Continued)

MB89160/160A Series

(Continued)

($V_{SS} = 0.0 \text{ V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
Open-drain output leakage current	I_{LO1}	P20 to P27, P32, P33, P40 to P47, P60 to P67, P70, P71	0.45 V < V_I < 6.0 V	—	—	± 1	μA	Without pull-up resistor
		P50 to P57	0.45 V < V_I < V_{CC}	—	—	± 1	μA	Without pull-up resistor
Pull-up resistance	R_{PULL}	P00 to P07, P10 to P17, P20 to P27, P40 to P47, P50 to P57, P60 to P67, RST	$V_I = 0.0 \text{ V}$	25	50	100	$\text{k}\Omega$	With pull-up resistor
Common output impedance	R_{VCOM}	COM0 to COM3	$V1$ to $V3 = +5.0 \text{ V}$	—	—	2.5	$\text{k}\Omega$	
Segment output impedance	R_{VSEG}	SEG0 to SEG24		—	—	15	$\text{k}\Omega$	
LCD divided resistance	R_{LCD}	—	Between V_{CC} and V_0	300	500	750	$\text{k}\Omega$	Products without a booster only
LCD controller/driver leakage current	I_{LCDL}	V_0 to V_3 , COM0 to COM3, SEG0 to SEG23	—	—	—	± 1	μA	
Booster for LCD driving output voltage	V_{OV3}	V3	$V1 = 1.5 \text{ V}$	4.3	4.5	4.7	V	Products with a booster only
	V_{OV2}	V2		2.9	3.0	3.1	V	
Reference output voltage for LCD driving	V_{OV1}	V_1	$I_{IN} = 0 \mu\text{A}$	1.27	1.5	1.73	V	
Reference voltage input impedance	R_{RIN}	V_1	—	600	1000	1400	$\text{k}\Omega$	Products with a booster only
Input capacitance	C_{IN}	Other than V_{CC} , V_{SS}	$f = 1 \text{ MHz}$	—	10	—	pF	

Note: For pins which serve as the segment (SEG8 to SEG24) and ports (P40 to P47, P50 to P57, and P60 to P67), see the port parameter when these pins are used as ports and the segment parameter when they are used as segments. P32 and P33 are applicable only for products of the MB89160 series (without "A" suffix). Applicable as external capacitor connection pins for products of the MB89160A series (with "A" suffix).

MB89160/160A Series

(2) Pin DC Characteristics ($V_{CC} = +3.0\text{ V}$)

($V_{CC} = 3.0\text{ V}$, $V_{SS} = 0.0\text{ V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
"H" level output voltage	V_{OH1}	P00 to P07, P10 to P17	$I_{OH} = -1.0\text{ mA}$	2.4	—	—	V	
	V_{OH2}	P30, P31	$I_{OH} = -3.0\text{ mA}$	2.4	—	—	V	
"L" level output voltage	V_{OL}	P00 to P07, P10 to P17, P20 to P27, P30 to P33, P40 to P47, P50 to P57, P60 to P67, P70 to P71	$I_{OL} = 1.8\text{ mA}$	—	—	0.4	V	
	V_{OL2}	RST	$I_{OL} = 1.8\text{ mA}$	—	—	0.4	V	
	V_{OL3}	P21, P26, P27	$I_{OL} = 3.6\text{ mA}$	—	—	0.4	V	
Pull-up resistance	R_{PULL}	P00 to P07, P10 to P17, P20 to P27, P40 to P47, P50 to P57, P60 to P67, RST	$V_I = 0.0\text{ V}$	50	100	150	kΩ	With pull-up resistor

MB89160/160A Series

(3) Power Supply Current Characteristics (MB8916X)

($V_{SS} = 0.0 \text{ V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
Power supply current ^{*1}	I _{CC1}	V _{CC}	$F_{CH} = 4.2 \text{ MHz}$, $V_{CC} = 5.0 \text{ V}$ $t_{inst}^{*2} = 4/F_{CH}$ Main clock operation mode	—	5.0	10.0	mA	MB8916X/A, MB89PV160
	I _{CC2}			—	8.0	15.0	mA	MB89PV165
	I _{CCL}		$F_{CH} = 4.2 \text{ MHz}$, $V_{CC} = 3.0 \text{ V}$ $t_{inst}^{*2} = 64/F_{CH}$ Main clock operation mode	—	1.5	2.0	mA	MB8916X/A, MB89PV160
	I _{CCS1}			—	2.4	2.8	mA	MB89P165
	I _{CCS2}		$F_{CL} = 32.768 \text{ kHz}$, $V_{CC} = 3.0 \text{ V}$ $t_{inst}^{*2} = 2/F_{CL}$ Subclock operation mode	—	0.05	0.1	mA	MB8916X/A, MB89PV160
	I _{CCSL}			—	1.0	3.0	mA	MB89PV165
	I _{CCCT}		$F_{CH} = 4.2 \text{ MHz}$, $V_{CC} = 5.0 \text{ V}$ $t_{inst}^{*2} = 4/F_{CH}$ Main clock sleep mode	—	2.5	5.0	mA	MB8916X/A, MB89PV160, MB89PV165
	I _{CCCT2}			—	1.0	1.5	mA	
	I _{CCH}		$F_{CL} = 32.768 \text{ kHz}$, $V_{CC} = 3.0 \text{ V}$ $t_{inst}^{*2} = 2/F_{CL}$ Subclock sleep mode	—	25	50	μA	
	I _A	A _{VCC}		—	10	15	μA	MB8916X, MB89P165-1XX, MB89PV160
			$F_{CL} = 32.768 \text{ kHz}$, $V_{CC} = 3.0 \text{ V}$ • Watch mode • During reference voltage generator and booster operation	—	250	400	μA	MB8916XA, MB89P165-2XX
				—	0.1	1.0	μA	MB8916X
				—	0.1	10	μA	MB89PV160, MB89P165-1XX
			$F_{CH} = 4.2 \text{ MHz}$, $V_{CC} = 5.0 \text{ V}$ Stop mode	—	1.0	3.0	mA	When A/D conversion is activated

*1: The power supply current is measured at the external clock, open output pins, and the external LCD dividing resistor (or external input for the reference voltage). In the case of the MB89PV160, the current consumed by the connected EPROM and ICE is not included.

*2: For information on t_{inst} , see "(4) Instruction Cycle" in "4. AC Characteristics."


MB89160/160A Series

4. AC Characteristics

(1) Reset Timing

($V_{CC} = +5.0\text{ V} \pm 10\%$, $V_{SS} = 0.0\text{ V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Condition	Value		Unit	Remarks
			Min.	Max.		
RST "L" pulse width	t_{ZLZH}	—	48 t _{CYCL}	—	ns	
RST "H" pulse width	t_{ZHZL}		24 t _{CYCL}	—	ns	




(2) Power-on Reset

($V_{SS} = 0.0\text{ V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Condition	Value		Unit	Remarks
			Min.	Max.		
Power supply rising time	t_R	—	—	50	ms	Power-on reset function only
Power supply cut-off time	t_{OFF}	—	1	—	ms	Due to repeated operations

Note: Make sure that power supply rises within the selected oscillation stabilization time. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.




MB89160/160A Series

(3) Clock Timing

($V_{SS} = 0.0 \text{ V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)


Parameter	Symbol	Pin	Value			Unit	Remarks
			Min.	Typ.	Max.		
Clock frequency	F_{CH}	X0, X1	1	—	4.2	MHz	Main clock
	F_{CL}	X0A, X1A	—	32.768	—	kHz	Subclock
Clock cycle time	t_{HCYL}	X0, X1	238	—	1000	ns	Main clock
	t_{LCYL}	X0A, X1A	—	30.5	—	μs	Subclock
Input clock pulse width	P_{WH} P_{WL}	X0	20	—	—	ns	External clock
Input clock rising/falling time	t_{CR} t_{CF}	X0	—	—	24	ns	

Main Clock Timing and Conditions




Main Clock Conditions


When a crystal
or
ceramic resonator is used



When an external clock is used




When the CR
oscillation option is used




MB89160/160A Series

Subclock Timing and Conditions




Subclock Conditions

When a crystal
or
ceramic oscillator is used



When the single-clock option is used



(4) Instruction Cycle

Parameter	Symbol	Value (typical)	Unit	Remarks
Instruction cycle (minimum execution time)	t_{inst}	$4/F_{\text{CH}}, 8/F_{\text{CH}}, 16/F_{\text{CH}},$ $64/F_{\text{CH}}$	μs	$(4/F_{\text{CH}}) t_{\text{inst}} = 1.0 \mu\text{s}$ at $F_{\text{CH}} = 4 \text{ MHz}$
		$2/F_{\text{CL}}$	μs	$t_{\text{inst}} = 62 \mu\text{s}$ at $F_{\text{CL}} = 32.768 \text{ kHz}$


MB89160/160A Series

(5) Serial I/O Timing

($V_{CC} = +5.0 \text{ V} \pm 10\%$, $AV_{SS} = V_{SS} = 0.0 \text{ V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min.	Max.		
Serial clock cycle time	t _{SCYC}	SCK	Internal clock operation	2 t _{inst} *	—	μs	
SCK ↓ → SO time	t _{SLOV}	SCK, SO		-200	200	ns	
Valid SI → SCK ↑	t _{IIVSH}	SI, SCK		1/2 t _{inst} *	—	μs	
SCK ↑ → valid SI hold time	t _{SHIX}	SCK, SI		1/2 t _{inst} *	—	μs	
Serial clock "H" pulse width	t _{SHSL}	SCK	External clock operation	1 t _{inst} *	—	μs	
Serial clock "L" pulse width	t _{SLSH}			1 t _{inst} *	—	μs	
SCK ↓ → SO time	t _{SLOV}	SCK, SO		0	200	ns	
Valid SI → SCK ↑	t _{IIVSH}	SI, SCK		1/2 t _{inst} *	—	μs	
SCK ↑ → valid SI hold time	t _{SHIX}	SCK, SI		1/2 t _{inst} *	—	μs	

* : For information on t_{inst}, see "(4) Instruction Cycle."




MB89160/160A Series

(6) Peripheral Input Timing

($V_{CC} = +5.0\text{ V} \pm 10\%$, $AV_{SS} = V_{SS} = 0.0\text{ V}$, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$)

Parameter	Symbol	Pin	Value		Unit	Remarks
			Min.	Max.		
Peripheral input "H" pulse width 1	t_{ILIH1}	INT10 to INT13, EC	1 t_{inst}^*	—	μs	
Peripheral input "L" pulse width 1	t_{IHIL1}		1 t_{inst}^*	—	μs	
Peripheral input "H" pulse width 2	t_{ILIH2}	INT20 to INT27	2 t_{inst}^*	—	μs	
Peripheral input "L" pulse width 2	t_{IHIL2}		2 t_{inst}^*	—	μs	

* : For information on t_{inst} , see "(4) Instruction Cycle."



MB89160/160A Series

5. A/D Converter Electrical Characteristics

(3 MHz, AV_{CC} = V_{CC} = +3.5 V to +6.0 V, AV_{SS} = V_{SS} = 0.0 V, T_A = -40°C to +85°C)

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min.	Typ.	Max.		
Resolution	—	—	—	—	—	8	bit	
Total error	—	—	AVR = AV _{CC}	—	—	±1.5	LSB	
Linearity error	—	—	AVR = AV _{CC}	—	—	±1.0	LSB	
Differential linearity error	—	—	AVR = AV _{CC}	—	—	±0.9	LSB	
Zero transition voltage	V _{OT}	—	AV _{SS} – 1.0 LSB	AV _{SS} + 0.5 LSB	AV _{SS} + 2.0 LSB	mV		
Full-scale transition voltage	V _{FST}	—	AVR – 3.0 LSB	AVR – 1.5 LSB	AVR	mV		
Interchannel disparity	—	—	—	—	0.5	LSB		
A/D mode conversion time	—	—	—	44 t _{inst}	—	—	μs	
Sense mode conversion time	—	—	—	12 t _{inst}	—	—	μs	
Analog port input current	I _{AI}	AN0 to AN7	—	—	10	μA		
Analog input voltage	—	AN0 to AN7	0.0	—	AVR	V		
Reference voltage	—	—	2.0	—	AV _{CC}	V		
Reference voltage supply current	I _R	AVR	AVR = 5.0 V, when A/D conversion is activated	—	100	—	μA	
	I _{RH}	AVR	AVR = 5.0 V, when A/D conversion is stopped	—	—	1	μA	

(1) A/D Glossary

- Resolution

Analog changes that are identifiable with the A/D converter.

When the number of bits is 8, analog voltage can be divided into 2⁸=256.

- Linearity error (unit: LSB)

The deviation of the straight line connecting the zero transition point ("0000 0000" ↔ "0000 0001") with the full-scale transition point ("1111 1111" ↔ "1111 1110") from actual conversion characteristics


- Differential linearity error (unit: LSB)

The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

- Total error (unit: LSB)

The difference between theoretical and actual conversion values

MB89160/160A Series



(2) Precautions

- Input impedance of analog input pins**


The A/D converter contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for eight instruction cycles after activating A/D conversion.

For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low (below 10 kΩ).

Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of about 0.1 μF for the analog input pin.

Analog Input Equivalent Circuit

If the analog input impedance is higher than 10 kΩ, it is recommended to connect an external capacitor of approx. 0.1 μF.




- Error**

The smaller the $|AVR - AV_{ss}|$, the greater the error would become relatively.


MB89160/160A Series

■ EXAMPLE CHARACTERISTICS

(1) "L" Level Output Voltage





(2) "H" Level Output Voltage



MB89160/160A Series



(3) "H" Level Input Voltage/"L" level Input Voltage







V_{IHS}: Threshold when input voltage in hysteresis characteristics is set to "H" level

V_{ILS}: Threshold when input voltage in hysteresis characteristics is set to "L" level

(4) Power Supply Current (External Clock)




(Continued)

MB89160/160A Series


(Continued)

MB89160/160A Series

(Continued)



(5) Pull-up Resistance



MB89160/160A Series

■ INSTRUCTIONS

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation for instructions.

Table 1 Instruction Symbols

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
A	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
AH	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
T	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
TH	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)

(Continued)

MB89160/160A Series

(Continued)

Symbol	Meaning
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
×	Indicates that the very × is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(×)	Indicates that the contents of × is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
((×))	The address indicated by the contents of × is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)

Columns indicate the following:

- Mnemonic: Assembler notation of an instruction
- ~: Number of instructions
- #: Number of bytes
- Operation: Operation of an instruction
- TL, TH, AH: A content change when each of the TL, TH, and AH instructions is executed. Symbols in the column indicate the following:
 - “_” indicates no change.
 - dH is the 8 upper bits of operation description data.
 - AL and AH must become the contents of AL and AH immediately before the instruction is executed.
 - 00 becomes 00.
- N, Z, V, C: An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag.
- OP code: Code of an instruction. If an instruction is more than one code, it is written according to the following rule:
Example: 48 to 4F ← This indicates 48, 49, ... 4F.

MB89160/160A Series

Table 2 Transfer Instructions (48 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
MOV dir,A	3	2	(dir) \leftarrow (A)	—	—	—	-----	45
MOV @IX +off,A	4	2	((IX) +off) \leftarrow (A)	—	—	—	-----	46
MOV ext,A	4	3	(ext) \leftarrow (A)	—	—	—	-----	61
MOV @EPA	3	1	((EP)) \leftarrow (A)	—	—	—	-----	47
MOV Ri,A	3	1	(Ri) \leftarrow (A)	—	—	—	-----	48 to 4F
MOV A,#d8	2	2	(A) \leftarrow d8	AL	—	—	++--	04
MOV A,dir	3	2	(A) \leftarrow (dir)	AL	—	—	++--	05
MOV A,@IX +off	4	2	(A) \leftarrow ((IX) +off)	AL	—	—	++--	06
MOV A,ext	4	3	(A) \leftarrow (ext)	AL	—	—	++--	60
MOV A,@A	3	1	(A) \leftarrow ((A))	AL	—	—	++--	92
MOV A,@EP	3	1	(A) \leftarrow ((EP))	AL	—	—	++--	07
MOV A,Ri	3	1	(A) \leftarrow (Ri)	AL	—	—	++--	08 to 0F
MOV dir,#d8	4	3	(dir) \leftarrow d8	—	—	—	-----	85
MOV @IX +off,#d8	5	3	((IX) +off) \leftarrow d8	—	—	—	-----	86
MOV @EP,#d8	4	2	((EP)) \leftarrow d8	—	—	—	-----	87
MOV Ri,#d8	4	2	(Ri) \leftarrow d8	—	—	—	-----	88 to 8F
MOVW dir,A	4	2	(dir) \leftarrow (AH), (dir + 1) \leftarrow (AL)	—	—	—	-----	D5
MOVW @IX +off,A	5	2	((IX) +off) \leftarrow (AH), ((IX) +off + 1) \leftarrow (AL)	—	—	—	-----	D6
MOVW ext,A	5	3	(ext) \leftarrow (AH), (ext + 1) \leftarrow (AL)	—	—	—	-----	D4
MOVW @EPA	4	1	((EP)) \leftarrow (AH), ((EP) + 1) \leftarrow (AL)	—	—	—	-----	D7
MOVW EPA,A	2	1	(EP) \leftarrow (A)	—	—	—	-----	E3
MOVW A,#d16	3	3	(A) \leftarrow d16	AL	AH	dH	++--	E4
MOVW A,dir	4	2	(AH) \leftarrow (dir), (AL) \leftarrow (dir + 1)	AL	AH	dH	++--	C5
MOVW A,@IX +off	5	2	(AH) \leftarrow ((IX) +off), (AL) \leftarrow ((IX) +off + 1)	AL	AH	dH	++--	C6
MOVW A,ext	5	3	(AH) \leftarrow (ext), (AL) \leftarrow (ext + 1)	AL	AH	dH	++--	C4
MOVW A,@A	4	1	(AH) \leftarrow ((A)), (AL) \leftarrow ((A) + 1)	AL	AH	dH	++--	93
MOVW A,@EP	4	1	(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)	AL	AH	dH	++--	C7
MOVW A,EP	2	1	(A) \leftarrow (EP)	—	—	dH	-----	F3
MOVW EP,#d16	3	3	(EP) \leftarrow d16	—	—	—	-----	E7
MOVW IX,A	2	1	(IX) \leftarrow (A)	—	—	—	-----	E2
MOVW A,IX	2	1	(A) \leftarrow (IX)	—	—	dH	-----	F2
MOVW SPA	2	1	(SP) \leftarrow (A)	—	—	—	-----	E1
MOVW A,SP	2	1	(A) \leftarrow (SP)	—	—	dH	-----	F1
MOV @A,T	3	1	((A)) \leftarrow (T)	—	—	—	-----	82
MOVW @A,T	4	1	((A)) \leftarrow (TH), ((A) + 1) \leftarrow (TL)	—	—	—	-----	83
MOVW IX,#d16	3	3	(IX) \leftarrow d16	—	—	—	-----	E6
MOVW A,PS	2	1	(A) \leftarrow (PS)	—	—	dH	-----	70
MOVW PS,A	2	1	(PS) \leftarrow (A)	—	—	—	++++	71
MOVW SP,#d16	3	3	(SP) \leftarrow d16	—	—	—	-----	E5
SWAP	2	1	(AH) \leftrightarrow (AL)	—	—	AL	-----	10
SETB dir: b	4	2	(dir): b \leftarrow 1	—	—	—	-----	A8 to AF A0 to A7
CLRB dir: b	4	2	(dir): b \leftarrow 0	—	—	—	-----	
XCH A,T	2	1	(AL) \leftrightarrow (TL)	AL	—	—	-----	42
XCHW A,T	3	1	(A) \leftrightarrow (T)	AL	AH	dH	-----	43
XCHW A,EP	3	1	(A) \leftrightarrow (EP)	—	—	dH	-----	F7
XCHW A,IX	3	1	(A) \leftrightarrow (IX)	—	—	dH	-----	F6
XCHW A,SP	3	1	(A) \leftrightarrow (SP)	—	—	dH	-----	F5
MOVW A,PC	2	1	(A) \leftarrow (PC)	—	—	dH	-----	F0

Notes: • During byte transfer to A, T \leftarrow A is restricted to low bytes.

- Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F²MC-8 family)

MB89160/160A Series

Table 3 Arithmetic Operation Instructions (62 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
ADDC A,Ri	3	1	(A) \leftarrow (A) + (Ri) + C	—	—	—	+++	28 to 2F
ADDC A,#d8	2	2	(A) \leftarrow (A) + d8 + C	—	—	—	+++	24
ADDC A,dir	3	2	(A) \leftarrow (A) + (dir) + C	—	—	—	+++	25
ADDC A,@IX +off	4	2	(A) \leftarrow (A) + ((IX) +off) + C	—	—	—	+++	26
ADDC A,@EP	3	1	(A) \leftarrow (A) + ((EP)) + C	—	—	—	+++	27
ADDCW A	3	1	(A) \leftarrow (A) + (T) + C	—	—	dH	+++	23
ADDC A	2	1	(AL) \leftarrow (AL) + (TL) + C	—	—	—	+++	22
SUBC A,Ri	3	1	(A) \leftarrow (A) - (Ri) - C	—	—	—	+++	38 to 3F
SUBC A,#d8	2	2	(A) \leftarrow (A) - d8 - C	—	—	—	+++	34
SUBC A,dir	3	2	(A) \leftarrow (A) - (dir) - C	—	—	—	+++	35
SUBC A,@IX +off	4	2	(A) \leftarrow (A) - ((IX) +off) - C	—	—	—	+++	36
SUBC A,@EP	3	1	(A) \leftarrow (A) - ((EP)) - C	—	—	—	+++	37
SUBCW A	3	1	(A) \leftarrow (T) - (A) - C	—	—	dH	+++	33
SUBC A	2	1	(AL) \leftarrow (TL) - (AL) - C	—	—	—	+++	32
INC Ri	4	1	(Ri) \leftarrow (Ri) + 1	—	—	—	++-	C8 to CF
INCW EP	3	1	(EP) \leftarrow (EP) + 1	—	—	—	----	C3
INCW IX	3	1	(IX) \leftarrow (IX) + 1	—	—	—	----	C2
INCW A	3	1	(A) \leftarrow (A) + 1	—	—	dH	++-	C0
DEC Ri	4	1	(Ri) \leftarrow (Ri) - 1	—	—	—	++-	D8 to DF
DECW EP	3	1	(EP) \leftarrow (EP) - 1	—	—	—	----	D3
DECW IX	3	1	(IX) \leftarrow (IX) - 1	—	—	—	----	D2
DECW A	3	1	(A) \leftarrow (A) - 1	—	—	dH	++-	D0
MULU A	19	1	(A) \leftarrow (AL) \times (TL)	—	—	dH	----	01
DIVU A	21	1	(A) \leftarrow (T) / (AL), MOD \rightarrow (T)	dL	00	00	----	11
ANDW A	3	1	(A) \leftarrow (A) \wedge (T)	—	—	dH	++ R -	63
ORW A	3	1	(A) \leftarrow (A) \vee (T)	—	—	dH	++ R -	73
XORW A	3	1	(A) \leftarrow (A) $\vee\vee$ (T)	—	—	dH	++ R -	53
CMP A	2	1	(TL) - (AL)	—	—	—	+++	12
CMPW A	3	1	(T) - (A)	—	—	—	+++	13
RORC A	2	1	\rightarrow C \rightarrow A \rightarrow	—	—	—	++-	03
ROLCA	2	1	C \leftarrow A \leftarrow	—	—	—	++-	02
CMP A,#d8	2	2	(A) - d8	—	—	—	+++	14
CMP A,dir	3	2	(A) - (dir)	—	—	—	+++	15
CMP A,@EP	3	1	(A) - ((EP))	—	—	—	+++	17
CMP A,@IX +off	4	2	(A) - ((IX) +off)	—	—	—	+++	16
CMP A,Ri	3	1	(A) - (Ri)	—	—	—	+++	18 to 1F
DAA	2	1	Decimal adjust for addition	—	—	—	+++	84
DAS	2	1	Decimal adjust for subtraction	—	—	—	+++	94
XOR A	2	1	(A) \leftarrow (AL) \vee (TL)	—	—	—	++ R -	52
XOR A,#d8	2	2	(A) \leftarrow (AL) \vee d8	—	—	—	++ R -	54
XOR A,dir	3	2	(A) \leftarrow (AL) \vee (dir)	—	—	—	++ R -	55
XOR A,@EP	3	1	(A) \leftarrow (AL) \vee ((EP))	—	—	—	++ R -	57
XOR A,@IX +off	4	2	(A) \leftarrow (AL) \vee ((IX) +off)	—	—	—	++ R -	56
XOR A,Ri	3	1	(A) \leftarrow (AL) \vee (Ri)	—	—	—	++ R -	58 to 5F
AND A	2	1	(A) \leftarrow (AL) \wedge (TL)	—	—	—	++ R -	62
AND A,#d8	2	2	(A) \leftarrow (AL) \wedge d8	—	—	—	++ R -	64
AND A,dir	3	2	(A) \leftarrow (AL) \wedge (dir)	—	—	—	++ R -	65

(Continued)

MB89160/160A Series

(Continued)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
AND A,@EP	3	1	(A) \leftarrow (AL) \wedge ((EP))	-	-	-	++ R -	67
AND A,@IX +off	4	2	(A) \leftarrow (AL) \wedge ((IX) +off)	-	-	-	++ R -	66
AND A,Ri	3	1	(A) \leftarrow (AL) \wedge (Ri)	-	-	-	++ R -	68 to 6F
OR A	2	1	(A) \leftarrow (AL) \vee (TL)	-	-	-	++ R -	72
OR A,#d8	2	2	(A) \leftarrow (AL) \vee d8	-	-	-	++ R -	74
OR A,dir	3	2	(A) \leftarrow (AL) \vee (dir)	-	-	-	++ R -	75
OR A,@EP	3	1	(A) \leftarrow (AL) \vee ((EP))	-	-	-	++ R -	77
OR A,@IX +off	4	2	(A) \leftarrow (AL) \vee ((IX) +off)	-	-	-	++ R -	76
OR A,Ri	3	1	(A) \leftarrow (AL) \vee (Ri)	-	-	-	++ R -	78 to 7F
CMP dir,#d8	5	3	(dir) - d8	-	-	-	++++	95
CMP @EP,#d8	4	2	((EP)) - d8	-	-	-	++++	97
CMP @IX +off,#d8	5	3	((IX) + off) - d8	-	-	-	++++	96
CMP Ri,#d8	4	2	(Ri) - d8	-	-	-	++++	98 to 9F
INCW SP	3	1	(SP) \leftarrow (SP) + 1	-	-	-	-----	C1
DECW SP	3	1	(SP) \leftarrow (SP) - 1	-	-	-	-----	D1

Table 4 Branch Instructions (17 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
BZ/BEQ rel	3	2	If Z = 1 then PC \leftarrow PC + rel	-	-	-	-----	FD
BNZ/BNE rel	3	2	If Z = 0 then PC \leftarrow PC + rel	-	-	-	-----	FC
BC/BLO rel	3	2	If C = 1 then PC \leftarrow PC + rel	-	-	-	-----	F9
BNC/BHS rel	3	2	If C = 0 then PC \leftarrow PC + rel	-	-	-	-----	F8
BN rel	3	2	If N = 1 then PC \leftarrow PC + rel	-	-	-	-----	FB
BP rel	3	2	If N = 0 then PC \leftarrow PC + rel	-	-	-	-----	FA
BLT rel	3	2	If V \forall N = 1 then PC \leftarrow PC + rel	-	-	-	-----	FF
BGE rel	3	2	If V \forall N = 0 then PC \leftarrow PC + rel	-	-	-	-----	FE
BBC dir: b,rel	5	3	If (dir: b) = 0 then PC \leftarrow PC + rel	-	-	-	-+--	B0 to B7
BBS dir: b,rel	5	3	If (dir: b) = 1 then PC \leftarrow PC + rel	-	-	-	-+--	B8 to BF
JMP @A	2	1	(PC) \leftarrow (A)	-	-	-	-----	E0
JMP ext	3	3	(PC) \leftarrow ext	-	-	-	-----	21
CALLV #vct	6	1	Vector call	-	-	-	-----	E8 to EF
CALL ext	6	3	Subroutine call	-	-	-	-----	31
XCHW A,PC	3	1	(PC) \leftarrow (A), (A) \leftarrow (PC) + 1	-	-	dH	-----	F4
RET	4	1	Return from subroutine	-	-	-	-----	20
RETI	6	1	Return form interrupt	-	-	-	Restore	30

Table 5 Other Instructions (9 instructions)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
PUSHW A	4	1		-	-	-	-----	40
POPW A	4	1		-	-	dH	-----	50
PUSHW IX	4	1		-	-	-	-----	41
POPW IX	4	1		-	-	-	-----	51
NOP	1	1		-	-	-	-----	00
CLRC	1	1		-	-	-	---R	81
SETC	1	1		-	-	-	---S	91
CLRI	1	1		-	-	-	-----	80
SETI	1	1		-	-	-	-----	90

MB89160/160A Series

■ INSTRUCTION MAP

L	H	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	NOP	SWAP	RET	RETI	PUSHW	POPW	MOV A	MOV A,ext	MOVW A,PS	CLRI	SETI	CLRB dir:0	BBC dir:0,rel	INCW A	DECW A	JMP A	MOVW A,PC
1	MULU	A	DIVU	CALL addr16	PUSHW IX	POPW IX	MOV ext,A	MOV PS,A	CLRC	SETC	CLRB dir:1	BBC dir:1,rel	INCW SP	DECW IX	MOVW SPA	MOVW A,SP	
2	ROLC	A	CMP A	ADDC A	SUBC A	XCH A,T	XOR A	AND A	OR A	MOV @A,T	MOV A,@A	CLRB dir:2	BBC dir:2,rel	INCW IX	DECW IX	MOVW IX,A	MOVW A,EP
3	RORC	A	CMPW A	ADDCW A	SUBCW A	XCHW A,T	XORW A	ANDW A	ORW A	MOVW @A,T	MOVW A,@A	CLRB dir:3	BBC dir:3,rel	INCW EP	DECW EP	MOVW IX,A	MOVW A,PC
4	MOV A,#d8	CMP A,#d8	ADDC A,#d8	SUBC A,#d8	XOR A,#d8	AND A,#d8	OR A,#d8	DAA	DAS	CLRB dir:4	BBC dir:4,rel	MOVW A,ext	MOVW extA	MOVW A,#d16	MOVW XCHW A,PC	MOVW SP#d16	MOVW A,SP
5	MOV A,dir	CMP A,dir	ADDC A,dir	SUBC A,dir	MOV dir,A	XOR A,dir	AND A,dir	OR A,dir	MOV dir,#d8	CMP dir,#d8	CLRB dir:5	BBC dir:5,rel	MOVW A,dir	MOVW dir,A	MOVW SP#d16	MOVW XCHW A,SP	
6	MOV A,@IX+d	CMP A,@IX+d	ADDC A,@IX+d	SUBC A,@IX+d	MOV @IX+d,A	XOR A,@IX+d	AND A,@IX+d	OR A,@IX+d	MOV @IX+d,#d8	CMP @IX+d,#d8	CLRB dir:6	BBC dir:6,rel	MOVW A,@IX+d	MOVW A,@IX+d	MOVW XCHW A,IX	MOVW XCHW A,IX	
7	MOV A,@EP	CMP A,@EP	ADDC A,@EP	SUBC A,@EP	MOV @EP,A	XOR A,@EP	AND A,@EP	OR A,@EP	MOV @EP,#d8	CMP @EP,#d8	CLRB dir:7	BBC dir:7,rel	MOVW A,@EP	MOVW A,@EP	MOVW EP#d16	MOVW XCHW A,EP	
8	MOV A,R0	CMP A,R0	ADDC A,R0	SUBC A,R0	MOV R0,A	XOR A,R0	AND A,R0	OR A,R0	MOV R0,#d8	SETB R0,#d8	INC dir:0,rel	R0	DEC R0	CALLV #0	BNC rel	CALLV BNC	
9	MOV A,R1	CMP A,R1	ADDC A,R1	SUBC A,R1	MOV R1,A	XOR A,R1	AND A,R1	OR A,R1	MOV R1,#d8	SETB R1,#d8	INC dir:1,rel	R1	DEC R1	CALLV #1	BC rel	CALLV BC	
A	MOV A,R2	CMP A,R2	ADDC A,R2	SUBC A,R2	MOV R2,A	XOR A,R2	AND A,R2	OR A,R2	MOV R2,#d8	SETB R2,#d8	INC dir:2,rel	R2	DEC R2	CALLV #2	BP rel	CALLV BP	
B	MOV A,R3	CMP A,R3	ADDC A,R3	SUBC A,R3	MOV R3,A	XOR A,R3	AND A,R3	OR A,R3	MOV R3,#d8	SETB R3,#d8	INC dir:3,rel	R3	DEC R3	CALLV #3	BN rel	CALLV BN	
C	MOV A,R4	CMP A,R4	ADDC A,R4	SUBC A,R4	MOV R4,A	XOR A,R4	AND A,R4	OR A,R4	MOV R4,#d8	SETB R4,#d8	INC dir:4,rel	R4	DEC R4	CALLV #4	BNZ rel	CALLV BNZ	
D	MOV A,R5	CMP A,R5	ADDC A,R5	SUBC A,R5	MOV R5,A	XOR A,R5	AND A,R5	OR A,R5	MOV R5,#d8	SETB R5,#d8	INC dir:5,rel	R5	DEC R5	CALLV #5	BZ rel	CALLV BZ	
E	MOV A,R6	CMP A,R6	ADDC A,R6	SUBC A,R6	MOV R6,A	XOR A,R6	AND A,R6	OR A,R6	MOV R6,#d8	SETB R6,#d8	INC dir:6,rel	R6	DEC R6	CALLV #6	BGE rel	CALLV BGE	
F	MOV A,R7	CMP A,R7	ADDC A,R7	SUBC A,R7	MOV R7,A	XOR A,R7	AND A,R7	OR A,R7	MOV R7,#d8	SETB R7,#d8	INC dir:7,rel	R7	DEC R7	CALLV #7	BLT rel	CALLV BLT	

MB89160/160A Series

■ MASK OPTIONS

Part number	MB89161/3/5	MB89P165	MB89PV160
Specifying procedure	Specify when ordering masking	Set with EPROM programmer	Setting not possible
Pull-up resistors (SEG) └ P00 to P07, P10 to P17, P20 to P27, P40 to P47, P50 to P57, P60 to P67	Selectable per pin (The pull-up resistors for P40 to P47 and P60 to P67 are only selectable when these pins are not set as segment outputs. When the A/D is used, P50 to P57 are must not selected.)	Can be set per pin (P20 to P27, P40 to P47, and P60 to P67 are available only for without a pull-up resistor.)	Fixed to without pull-up resistor
Power-on reset (POR) └ With power-on reset Without power-on reset	Selectable	Selectable	Fixed to with power-on reset
Selection of oscillation stabilization time (OSC) • The initial value of the oscillation stabilization time for the main clock can be set by selecting the values of the WTM1 and WTM0 bits on the right.	Selectable OSC 0 : $2^2/F_{CH}$ 1 : $2^{12}/F_{CH}$ 2 : $2^{16}/F_{CH}$ 3 : $2^{18}/F_{CH}$	Selectable WTM1 WTM0 0 0 : $2^2/F_{CH}$ 0 1 : $2^{12}/F_{CH}$ 1 0 : $2^{16}/F_{CH}$ 1 1 : $2^{18}/F_{CH}$	Fixed to oscillation stabilization time of $2^{16}/F_{CH}$
Main clock oscillation type (XSL) └ Crystal or ceramic resonator CR	Selectable	Crystal or ceramic only	Fixed to crystal or ceramic
Reset pin output (RST) └ With reset output Without reset output	Selectable	Selectable	Fixed to with reset output
Clock mode selection (CLK) └ Dual-clock mode Single-clock mode	Selectable	Selectable	Fixed to dual-clock mode

MB89160/160A Series

- Segment Options

No.	Part number	MB89161/3/5	MB89P165	MB89PV160
	Specifying procedure	Specify when ordering masking	Select by version number	Select by version number
7	LCD output pin configuration choices	Specify by the option combinations listed below		
	SEG = 4: P40 to P47 segment output P60 to P67 segment output P70, P71 common output	Specify as SEG = 4	-101 : SEG 24 pins -201 COM 4 pins	-101 : SEG 24 pins COM 4 pins
	SEG = 3: P40 to P43 segment output P44 to P47 port output P60 to P67 segment output P70, P71 common output	Specify as SEG = 3	-102 : SEG 20 pins -202 COM 4 pins	-102 : SEG 20 pins COM 4 pins
	SEG = 2: P40 to P47 port output P60 to P67 segment output P70, P71 common output	Specify as SEG = 2	-103 : SEG 16 pins -203 COM 4 pins	-103 : SEG 16 pins COM 4 pins
	SEG = 1: P40 to P47 port output P60 to P63 segment output P64 to P67 port output P70, P71 port output	Specify as SEG = 1	-104 : SEG 12 pins COM 2 pins	-104 : SEG 12 pins COM 2 pins
	SEG = 0: P40 to P47 port output P60 to P67 port output P70, P71 port output	Specify as SEG = 0	-105 : SEG 8 pins COM 2 pins	-105 : SEG 8 pins COM 2 pins

■ VERSIONS

Version			Features	
Mass production product	One-time PROM product	Piggyback/evaluation product	Number of segment pins	Booster
MB89160A series	MB89P165-201 -202 -203	—	24 (4 commons) 20 (4 commons) 16 (4 commons)	Yes
MB89160 series	MB89P165-101 -102 -103 -104 -105	MB89PV160-101 -102 -103 -104 -105	24 (4 commons) 20 (4 commons) 16 (4 commons) 12 (2 commons) 8 (2 commons)	No

MB89160/160A Series

■ ORDERING INFORMATION


Part number	Package	Remarks
MB89161-PFV MB89161A-PFV MB89163-PFV MB89163A-PFV MB89165-PFV MB89165A-PFV MB89P165-xxxx-PFV	80-pin Plastic SQFP (FPT-80P-M05)	
MB89161-PF MB89161A-PF MB89163-PF MB89163A-PF MB89165-PF MB89165A-PF MB89P165-xxxx-PF	80-pin Plastic QFP (FPT-80P-M06)	
MB89161-PFS MB89161A-PFS MB89163-PFS MB89163A-PFS MB89165-PFS MB89165A-PFS MB89P165-xxxx-PFS	80-pin Plastic QFP (FPT-80P-M11)	
MB89W165-xxxx-PF	80-pin Ceramic QFP (FPT-80C-A02)	
MB89PV160-xxxx-PF	80-pin Ceramic MQFP (MQP-80C-P01)	

Note: For information on xxxx, see section "■ Versions."

MB89160/160A Series

■ PACKAGE DIMENSIONS


80-pin Plastic SQFP
(FPT-80P-M05)



© 1994 FUJITSU LIMITED F80008S-2C-4

Dimensions in mm (inches)

80-pin Plastic QFP
(FPT-80P-M06)




© 1994 FUJITSU LIMITED F80010S-3C-2

Dimensions in mm (inches)

MB89160/160A Series


80 pin, Plastic LQFP
(FPT-80P-M11)



© 1995 FUJITSU LIMITED F80016S-1C-3

Dimensions in mm (inches).

80-pin Ceramic QFP
(FPT-80C-A02)




© 1994 FUJITSU LIMITED F80014SC-1-2

Dimensions in mm (inches)

MB89160/160A Series

80-pin Ceramic MQFP
(MQP-80C-P01)



© 1994 FUJITSU LIMITED M80001SC-4-2

Dimensions in mm (inches)

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan
Tel: (044) 754-3763
Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, U.S.A.
Tel: (408) 922-9000
Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED
#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.