
DISCRETE SEMICONDUCTORS



Preliminary specification

2002 Mar 18

Philips Semiconductors





FEATURES


- High power gain
- · Easy power control
- Excellent ruggedness
- Source on underside eliminates DC isolators, reducing common mode inductance
- Designed for broadband operation (750 MHz to 1 GHz).

APPLICATIONS

• Common source class-AB operation in CDMA applications in the 750 to 960 MHz frequency range.

PINNING - SOT502A

PIN	DESCRIPTION
1	drain
2	gate
3	source; connected to flange



QUICK REFERENCE DATA

2-tone performance at T_h = 25 °C in a common source test circuit.

f P_L PEP VDS Gp d₃ η_{D} MODE OF OPERATION (MHz) (V) (W) (dB) (%) (dBc) Class-AB 881.4 - 881.6 27 60 typ. 16.5 typ. 35 typ. -30 ACPR f VDS P_L avg Gp η_{D} MODE OF OPERATION (dB) (%) (MHz) (V) (W) (dB) typ. -46⁽²⁾ CDMA⁽¹⁾ typ. 16 881.5 27 18 typ. 26 typ. -63⁽³⁾

Note

- 1. IS95 CDMA (pilot, Paging, Sync, and Trafic Codes 8 trough 13)
- 2. ACPR 750 kHz at BW = 30 kHz
- 3. ACPR 1.98 MHz at BW = 30 kHz.

2002 Mar 18

DESCRIPTION

Silicon N-channel enhancement mode lateral D-MOS transistors encapsulated in a 2-lead flange package (BLF0810-90) with a ceramic cap or in a 2-lead earless package (BLF0810S-90). The common source is connected to the flange.

Typical CDMA IS95 performance at standard settings at a supply voltage of 27 V and $I_{DQ} = 500 \text{ mA}$

 P_L = 18 W G_P = 16 dB η = 26 % ACPR <-45 dBc at 750 kHz and BW = 30 kHz ACPR <-63 dBc at 1.98 MHz and BW = 30 kHz ACPR

PINNING - SOT502B

PIN	DESCRIPTION	
1	drain	
2	gate	
3	source; connected to flange	




Fig.2 Simplified outline SOT502B (BLF0810S-90)

BLF0810-90; BLF0810S-90

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DS}	drain-source voltage		-	75	V
V _{GS}	gate-source voltage		-	±15	V
T _{stg} storage temperature			-65	150	°C
Tj	junction temperature		_	200	°C

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th j-c}	thermal resistance from junction to case	T_h = 25 °C, P_L = 18 W avg, note 1	<0.75	K/W

Note

1. Thermal resistance is determined under RF operating conditions.

CHARACTERISTICS

 $T_j = 25 \ ^{\circ}C$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{(BR)DSS}	drain-source breakdown voltage	$V_{GS} = 0; I_D = 3 \text{ mA}$	75	-	-	V
V _{GSth}	gate-source threshold voltage	V _{DS} = 10 V; I _D = 300 mA	4	-	5	V
I _{DSS}	drain-source leakage current	$V_{GS} = 0; V_{DS} = 36 V$	-	-	1	μA
I _{DSX}	on-state drain current	$V_{GS} = V_{GS(th)} + 9 V; V_{DS} = 10 V$	28	-	-	А
I _{GSS}	gate leakage current	$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0$	-	-	1	μA
g _{fs}	forward transconductance	$V_{DS} = 10 \text{ V}; \text{ I}_{D} = 10 \text{ A}$	-	4.8	-	S
R _{DSon}	drain-source on-state resistance	$V_{GS} = 9 \text{ V}; \text{ I}_{D} = 10 \text{ A}$	-	120	_	mΩ

BLF0810-90; BLF0810S-90

APPLICATION INFORMATION

RF performance in a common source-AB circuit; $T_h = 25$ °C.


MODE OF OPERATION	f	V _{DS}	I _{DQ}	P _L PEP	G _p	η _D	d ₃
	(MHz)	(V)	(mA)	(W)	(dB)	(%)	(dBc)
Class-AB	881.4 - 881.6	27	500	60	>16	>35	<-30
MODE OF OPERATION	f	V _{DS}	I _{DQ}	P _L avg	G _p	ղը	ACPR
	(MHz)	(V)	(mA)	(W)	(dB)	(%)	(dB)
CDMA ⁽¹⁾	881.5	27	500	>16	>15	>26	<-46 ⁽²⁾ <-63 ⁽³⁾


Note

- 1. IS95 CDMA (pilot, Paging, Sync, and Trafic Codes 8 trough 13)
- 2. ACPR 750 kHz at BW = 30 kHz
- 3. ACPR 1.98 MHz at BW = 30 kHz.


Ruggedness in class-AB operation


The BLF0810-90 and BLF0810S-90 are capable of withstanding a load mismatch corresponding to VSWR = 10 : 1 through all phases at V_{DS} = 27 V; P_L = 60 W (PEP).







BLF0810-90; BLF0810S-90







 $V_{DS} = 27 \text{ V}; \text{ f}_1 = 881.4 \text{ MHz}; \text{ f}_2 = 881.6 \text{ MHz}.$





BLF0810-90; BLF0810S-90










Fig.10 Load impedance as a function of frequency (series components); typical values.





BLF0810-90; BLF0810S-90

List of components


COMPONENT	DESCRIPTION	VALUE	DIMENSIONS	
C1, C6, C13, C14, C15, C16, C17	multilayer ceramic chip capacitor; note 1	68 pF		
C2	multilayer ceramic chip capacitor; note 1	330 nF		
C3	multilayer ceramic chip capacitor; note 1	100 nF		
C4, C9, C10, C11, C12	tantalum capacitor	10 μF		
C5, C18	air trimmer capacitor	8 pF		
C7, C8	multilayer ceramic chip capacitor	8.2 pF		
R1	potentiometer	1 kΩ		
Q1	7808 voltage regulator			
Q2	BLF0910-140 LDMOS transistor			
L1	stripline; note 2		204×36 mils	
L2	stripline; note 2		253 imes 36 mils	
L3	stripline; note 2		210 × 188 mils	
L4	stripline; note 2		94×36 mils	
L5	Ferroxcube			
L6	stripline; note 2		380 × 36 mils	
L7	stripline; note 2		71 imes 363 mils	
L8	stripline; note 2		319 × 700 mils	
L9	stripline; note 2		1724 × 36 mils	
L10	stripline; note 2		721 × 1106 mils	
L11	stripline; note 2		389 × 210 mils	
L12, L13	stripline; note 2		1470 × 131 mils	
L14	stripline; note 2		92×36 mils	
L15, L16	stripline; note 2		165 × 36 mils	

Notes

- 1. American Technical Ceramics type 100A or capacitor of same quality.
- 2. The striplines are on a double copper-clad Rogers 6006 printed-circuit board ($\epsilon_r = 6.15$); thickness = 25 mils.


BLF0810-90; BLF0810S-90

PACKAGE OUTLINE



PACKAGE OUTLINE

Earless flanged LDMOST ceramic package; 2 leads



SOT502B

BLF0810-90; BLF0810S-90

DATA SHEET STATUS

DATA SHEET STATUS ⁽¹⁾	PRODUCT STATUS ⁽²⁾	DEFINITIONS
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

CAUTION

This product is supplied in anti-static packing to prevent damage caused by electrostatic discharge during transport and handling. For further information, refer to Philips specs.: SNW-EQ-608, SNW-FQ-302A and SNW-FQ-302B.

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2001

under patent- or other industrial or intellectual property rights.

SCA73

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license

Printed in The Netherlands

budgetnum/printrun/ed/pp13

Date of release: 2002 Mar 18

Document order number: 9397 750 09548

Let's make things better.





Philips Semiconductors